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      Driven by consumers’ demand for IC (Integrated Circuits) chips with higher 
performance but lower cost, the dimension of MOSFET (Metal Oxide Semiconductor 
Field Effect Transistor) has been scaled continuously, following the Moor’s law. 
However, further scaling of conventional MOSFET with poly-Si/SiON/Si-substrate 
structure is approaching its physical limits: intolerable high gate leakage current, 
undesirable poly-Si gate depletion and difficulties in controlling the short channel 
effects. MOSFET made on high mobility channel materials, such as Ge and GaAs, 
with high-k/metal gate stack, is a possible alternative to extend the Moor’s law. Hence, 
in this thesis, several technical aspects regarding the high-mobility channel MOSFET 
are explored. 
     High quality gate stack is critical for high performance Ge and GaAs MOSFET. It 
was found that the surface oxidation of Ge and GaAs substrates during the high-k 
deposition should be avoided since the formed oxides would cause the dysfunction of 
the MOS devices. Hence, surface passivation using thin sputtered AlN film on both 
Ge and GaAs substrates, prior to the deposition of high-k, is proposed and 
investigated. XPS (X-Ray Photoelectron Spectroscopy) analysis confirms the role of 
AlN in preventing the substrates from oxidation, resulting in excellent Ge and GaAs 
MOS devices. Besides, PN (Plasma Nitridation) surface treatment on GaAs substrate 
is applied. With optimized nitridation process, excellent GaAs MOS capacitors are 
realized. Excellent thermal stability of the aforementioned passivation methods is also 
confirmed by thermal stress tests. Subsequently, Ge and GaAs MOSFETs with AlN 
passivation and HfO2/TaN gate stack are also demonstrated.  
 VII
      For highly scaled MOSFET fabrication, high mobility on insulator structure is 
more desirable than bulk substrate, due to its better immunity to short channel effects, 
reduced parasitic junction capacitance and free of latch-up. Methods of realizing 
localized high mobility channel on insulator structure and cost effective approaches 
are always attractive for integration and commercial purpose. By using Ge SPE (Solid 
Phase Epitaxy) lateral growth at 800oC on pre-patterned Si substrate, localized GOI 
(Germanium on Insulator) structure on Si substrate is fabricated. Besides, strained 
high-Ge concentration SGOI is successfully demonstrated by two-step oxidation of 
sputtered low Ge content α-SiGe (amorphous SiGe) on a SOI substrate. Compared 
with conventional condensation approach, this novel condensation method is not only 
cost effective but also process simple.  
      Finally, an integration scheme for Ge and SiGe (with high Ge percentage)  
MOSFET with HfO2/TaN gate stack is proposed by using Schottky S/D 
(Source/Drain) rather than the conventional doped S/D. The metallic Schottky S/D 
with low formation temperature can overcome several sever technical issues facing 
the doped S/D in these channels: low dopant solubility, insufficient dopant activation, 
dopant loss and Ge out-diffusion into the high-k at high temperature dopant activation 
process. Ni-germanide Schottky S/D p-MOSFET with 85% hole mobility 
enhancement over the universal hole mobility was realized on Si0.05Ge0.95/Si substrate 
with HfO2/TaN gate stack. Besides, thin-S0.35G0.65OI Schottky S/D transistor, one of 
the promising non-classical architectures for future CMOS application, was 
demonstrated using a self-aligned top gate process.  
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    It is regarded by many that semiconductor technology is the foundation of IT 
(Information Technology) revolution. The scale of the semiconductor industry has 
reached hundreds of billions of dollars, with the estimation that it will account for 
2.6% of the world GDP by the year of 2010 [1]. Successful fabrication of the world’s 
first transistor in Bell Lab by Bardeen, Brattain and Shockley in 1947 [2] marked the 
beginning of semiconductor device technology. 11 years later, in 1958, the first IC 
(Integrated Circuits) consisting of one transistor, three resistors, and one capacitor 
was demonstrated by Kilby in Texas Instrument [3]. From those early days, through 
continuous development and innovation for several decades, evolved from LSI (Large 
Scale Integrated Circuits), VLSI (Very Large Scale Integrated Circuits) and ULSI 
(Ultra Large Scale Integrated Circuits), the number of transistors integrated in a single 
IC chip has been increased to billions [4].  It is also predicted that this number will be 
increased to 1 trillion by the year of 2020. With increased integration density and 
hence reduced cost but more functions, IC chips are playing a vital role in 
communication, computing, and control; greatly improving the convenience and 
quality of human lives.  
      All these IC chips, just like skyscrapers made from bricks, are assembled from 
discrete semiconductor devices. One of the most important semiconductor devices 
used nowadays is MOSFET (Metal Oxide Semiconductor Field Effect Transistor).  
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1.2 MOSFET Scaling  
1.2.1 Scaling Trend  
      MOSFET is a four terminal semiconductor device. Due to its superior properties 
in device miniaturization and power dissipation, MOSFET has been the mainstream 
microelectronic device technology since the 1980s. MOSFET device with Si as 
conducting channel, thermally grown amorphous SiO2 as gate dielectric and highly 
doped poly-Si as gate electrode has been used by semiconductor industry for several 
decades, due largely to the system’s superior properties such as low interface density 
between SiO2 and Si substrate, excellent thermal stability of SiO2 on Si, and high hard 
breakdown field of SiO2 [5].  In recent years, SiO2 is replaced by SiON to reduce the 
gate leakage and suppress the dopant penetration from poly-Si gate, the 
aforementioned properties are retained.   
      Although the fundamental structure of MOSFET remained the same during the 
past several decades; the dimension of the MOSFET has been scaled progressively, 
driven by consumer’s demand for IC chips with lower cost but improved functions 
and performance such as faster speed and lower power consumption. The scaling 
trend of the MOSFET is predicated by the famous Moore’s law formulated in the 
1960s, which simply states that the density of the devices in a chip doubles every 18 
months [6-8]. Following Moore’s law, Intel’s 90 nm technology processor contains 
MOSFET with gate length as short as 45 nm and gate oxide as thin as 1.2 nm, only a 
few atom layers. Figure 1.1 details the relationship between the size of the transistor 
versus year, and the inset shows how the unit cost of a single transistor is reduced as 
the technology advances [9].  
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Figure 1.1 Technology and feature size versus year; the inset is transistor cost versus 
year [9].  
 
      One important electrical parameter associated with the device scaling is the drive 
current, which determines the speed of integrated circuits. It is always desirable to 
improve the drive current of a MOSFET so that the speed of circuits can be enhanced.  
The saturation drive current Id of a MOSFET can be simply stated as [5]: 
                                              Id=W/LμCinv(Vg-Vt)2/2                                                (1.1) 
In the above equation, W and L are the channel width and channel length of the 
MOSFET, respectively. Vg is the gate bias and the threshold voltage of the transistor 
is denoted by Vt.  μ is the carrier mobility in the channel and Cinv is the capacitance 
density when the channel is inverted.  
        Ignoring the quantum mechanical and depletion effects from substrate and gate, 
the capacitance can be formulated as:  
                                             C=kε0/t                                                                      (1.2) 
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Where k denotes the relative permittivity of the gate dielectric material, ε0 is the 
permittivity of the free space, which equals to 8.853×10-3 fF/μm; t is the physical 
thickness of the gate dielectric.  
      Improving Id is usually implemented by reducing the gate length L and dielectric 
thickness t, due to limitations or difficulties in changing other parameters in equation 
(1.1): μ is predetermined by using Si as conducting channel; Vg can not be increased 
drastically because of high gate leakage current; Vt can not be easily reduced below 
200mv due to the concern over statistical fluctuation [5] and increasing W will result 
in unfavorable increase of the chip size.  
 
1.2.2 Requirements for Further Scaling 
      Although L and t have been scaled down to 35 nm and 1.2 nm, respectively, for 
Intel’s 65 nm technology processor [4], further scaling is still required to continue the 
performance boost. In order to keep the historic trend of 17% performance 
improvement each year, the requirements for industry’s future technology are 
predicated in ITRS (International Technology Roadmap for Semiconductor) [10], a 
document produced by a group of semiconductor industry experts.  
      Part of the projected requirements is shown in the following table 1.1, adopted 
from the latest version of ITRS published in the year of 2005 [10]. The MOSFETs are 
classified for three different applications: HP (high-performance), LSP (Low Standby 
Power) and LOP (Low Operating Power), and their requirements are slightly different.  
      However, so far, no manufacturable solutions can be offered to meet those 
requirements with a grey background. The challenges in meeting the requirements are 
elaborated as follows. 
 
 




Table 1.1 HP, LSP and LOP Logic Technology Requirements 
(MPU: Microprocessor Unit; EOT: Equivalent Oxide Thickness; Jg,limit: Gate Leakage 
Current Density Limit.) 
 
 2007 2009 2011 2013 
MPU Metal 1 ½ Pitch (nm) 65 50 40 32 
MPU Physical Gate length (nm) 25 20 16 13 
EOT for HP logic (Ǻ) 11 7.5 5  
EOT for LSP logic (Ǻ) 19 15 14 12 
EOT for LOP logic (Ǻ) 12 10 9  
Jg,limit for HP logic (A/cm2) 8.0E+02 1.1E+03 2.0E+03  
Jg,limit for LSP logic (A/cm2) 2.2E-02 3.1E-02 4.8E-02 1.1E-0.1 
Jg,limit for LOP logic (A/cm2) 7.8E+01 1.0E+02 4.5E+02  
                                                                                                            
Manufacturable Solutions are not known 
 
 1.2.3 Challenges for Scaling 
      With further reduction of the SiO2 thickness, several sever issues are emerging, 
one of which is intolerable high gate leakage current and it is one of the most 
constraining factors in scaling. It is found that with every 2 Ǻ thickness reduction of 
the SiO2, the gate-to-channel tunneling leakage increases by around 1 order; which 
causes high power dissipation [11, 12]. Although SiON was later used by industry to 
alleviate the leakage issue [13], SiON is still not a long term solution for MOSFET 
scaling and is approaching or has approached its limits.  
      The following figure 1.2 shows simulated gate leakage current Jg,sim through SiON 
under the condition that EOT and Vd meet the requirements set by ITRS, together 
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with Jg,limit (gate leakage current density limit) for HP, LSP and LOP logic device 
application [10]. Once the Jg,sim is higher the Jg, limit, it means that ITRS’ EOT and gate 
leakage requirements can not be met by using SiON. 




















Solid Symbol: Jg, limit
Open Symbol: Jg,sim(SiON)





Figure 1.2 Jg, limit and Jg, sim for HP, LSP and LOP logic devices. 
 
      As can be seen from the figure 1.2, SiON can not meet the LSP application in the 
year of 2007, followed by HP application in 2008 and LOP in 2010.  
      On the other hand, due to quantum effects and poly-Si gate depletion, the charge 
in the gate electrode and in the inversion layer in the channel will locate at a certain 
distance from the Si/SiO2 interface, resulting in increased EOT [14-16]. The estimated 
centroind for the inversion charge is 1 nm away from the SiO2/Si interface, which will 
increase the EOT by ~0.3 nm. Taking this effect on both sides, the EOT will be 
increased by ~0.7 nm [17]. With the EOT requirement for HP logic device is only 
0.75 nm or less from 2009 and onwards, 0.7 nm contribution from quantum effects 
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and poly-Si gate depletion is intolerably high, which poses tremendous challenges in 
meeting the requirement of EOT.   
 
1.3 Approaches for Further Scaling 
      Although poly-Si/SiO2(SiON)/Si based MOSFET structure has been adopted by 
semiconductor industry for many decades, fundamental limitations mentioned above 
have prompted researchers to investigate alternative materials and innovative 
MOSFET structures to continue the roadmap for scaling. Some of the proposed 
solutions are: 1) high-k gate dielectric/metal gate stack to replace SiO2/poly-Si; 2) 
innovative device structure; and 3) advanced channel materials.  
 
1.3.1 High-k and Metal Gate    
      As shown in the equation (1.2) (ignoring the quantum mechanical and poly-Si 
gate depletion effects), the capacitance is proportional to relative permittivity value of 
the gate dielectric, if SiO2 can be replaced by a material with higher k value to 
achieve the same capacitance, the relationship between the εSiO2 (relative permittivity 
of SiO2), tSiO2 (physical thickness of SiO2), khigh-k (relative permittivity of high-k gate 
dielectric) and thigh-k (physical thickness of high-k gate dielectric) can be expressed as:  
                                           thigh-k= tSiO2× εSiO2/ khigh-k                                                                    (1.3) 
By using a dielectric with higher k value to replace SiO2 as gate dielectric, even with 
a substantially thicker physical thickness, it can still improve gate capacitance. A 
high-k material with thicker physical thickness and suitable band offset to Si, can also 
suppress the gate leakage current [18-22]. Hence by using high-k gate dielectric, EOT 
and leakage current can possibly be controlled within the ITRS’ requirements.  
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      However, k value and band offset are only two among a set of criteria in choosing 
the suitable high-k gate dielectric for MOSFET integration. Others include, but are 
not limited to [18]:1) thermodynamic stable on Si substrate; 2) good interface quality 
with Si substrate; 3) high crystallization temperature; and 4) CMOS process 
compatibility and excellent reliability. 
      Through the past decade, various high-k materials have been investigated to check 
the feasibility of their application in MOSFET. The long list contains Ta2O5, SrTiO3, 
Y2O3, La2O3, ZrO2, TiO2, Al2O3, HfO2, HfON, HfSiO, HfTaO, HfTaON [23-35]. 
After searching and evaluating for more than 10 years, it was found that Hf-based 
oxides hold the most promising properties for application.  
      In addition, using metal gate electrode to replace conventional poly-Si gate 
electrode, the poly-gate depletion effect can be eliminated, resulting in easier EOT 
scaling. Besides, there are other benefits of using metal gate such as low sheet 
resistance, elimination of high temperature activation for poly-Si gate.  
      In order to achieve a suitable Vth value and symmetrical Vth for n-MOSFET and p-
MOSFET, planner bulk devices require the metal electrode to have a work function 
near conduction band and valance band edge of Si for n-MOSFET and p-MOSFET 
application, respectively [36].  Besides, other requirements should be met to qualify 
the metal electrode for possible CMOS integration such as: good thermal stability, 
good adhesion with the beneath high-k gate dielectric, and CMOS process 
compatibility.   
      So far, a large collection of metal gates have also been examined including 
elemental metals, metal silicides and metal nitrides, metal oxide and metal alloys [37-
43]. One of key challenges for gate electrode integration is the Fermi level pinning 
induced thermal instability [44], although Fermi level pinning is also utilized by some 
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researchers to achieve suitable metal work function [45]. In order to mitigate the 
concern over the thermal instability, gate last process was proposed [46]. In this gate 
last process, the high-k/metal gate stack is formed after the activation of S/D 
(Source/Drain) rather than prior to in the conventional process.  However, in this gate 
last process, the issue of misalignment between the gate stack and the channel limits 
its application.   
      Which combination of high-k and metal gate will prove to be the final solution to 
replace SiO2 and poly-Si gate, and how they can be implemented are still under 
exploration.  
 
1.3.2 Innovative Device Structure  
      According to the projection by ITRS 2005, high-k gate dielectric and metal gate 
electrode will be needed by the year of 2008 to meet the historical 17% performance 
enhancement each year, while in the same time keeping the leakage within a tolerable 
level. However in long term, for 32 nm technology node and beyond, scaling of 
planar bulk MOSFET will face tremendous challenges since in order to control the 
short channel effects, the channel doping has to be increased undesirably high, 
resulting in following undesired effects: degradation of electron and hole mobility in 
the channel, high junction leakage due to band to band tunneling and increase of gate-
induced drain leakage [5].   
      Due to these challenges facing planar bulk MOSFET, several non-classical 
MOSFET structures are under development for possible replacement of bulk 
MOSFET such as FD (Fully Depleted) MOSFET and multiple-gate MOSFET. The 
FD MOSFET is fabricated on a SOI (Silicon on Insulator) substrate with thin Si 
thickness, thinner than the maximum depletion thickness. This type of device 
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provides a series of benefits: reduced parasitic capacitance, high transconductance, 
immunity for short-channel effects, and a near-ideal subthreshold slope [47]. Hence, 
FD MOSFET provides better scalability than bulk device. SOI MOSFET using high-k 
gate dielectric and metal gate electrode with excellent performance has been 
demonstrated [48].   
      Another transistor structure to control the short channel effects is called double 
gate transistor in which the gates enclose the channel area to control the 
communication between the source and drain so that the short channel effect and 
transistor leakage can be suppressed [49]. FinFET transistors with the channel formed 
in a vertical Si fin and controlled by self-aligned gates on its two sides made on SOI 
substrate is attractive double gate architecture, and is under research and exploration 
[50-52]. FinFET with gate length down to 10 nm were also realized [53]. Extended 
from the double gate transistor, with further improved short channel immunity, the 
concept of GAA (gate-all-around) transistor was proposed and the device was also 
demonstrated [54]. However, the process complexity for GAA transistor will limit its 
practical application. 
 
1.3.3 Advanced Channel Material 
      Si has been used as channel material by the industry for decades, due largely to 
excellent properties of its thermally grown SiO2. However, in order to achieve higher 
drive current for improved performance, high mobility semiconductor materials are 
considered to replace Si, including Ge, SiGe and III-V materials.  
      The properties for Si, Ge and some of the III-V semiconductor materials are listed 
in the table 1.2 [55].  
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From table 1.2, it is noted that Ge offers both higher electron and hole mobility than 
those of Si, making it an attractive channel material for both n-MOSFET and p-
MOSFET application. Although intrinsic hole mobility of III-V semiconductors is 
relative low compared to that of Ge, they have much higher electron mobility, making 
them the potential candidates for high performance n-MOSFET fabrication. Among 
all the III-V semiconductor materials, GaAs attracts intensive research interest: GaAs 
has a suitable band gap, and also a similar lattice constant to that of Si and Ge, which 
makes integration of GaAs based technology on Si or Ge substrate much easier [56, 
57].  
 
Table 1.2 Properties of semiconductor materials: Si, Ge, GaAs, InAs, InP, and InSb 
(μelectron: Electron Mobility; μhole: Hole Mobility) 
 
 Si Ge GaAs InAs InP InSb 
μelectron (cm2/V-s) 1600 3900 9200 40000 5400 77000 
μhole (cm2/V-s) 430 1900 400 500 200 850 
Lattice constant (Ǻ) 5.431 5.65 5.653 6.058 5.86 6.48 
Band gap (eV) 1.12 0.66 1.421 0.36 1.34 0.17 
 
      A good quality gate dielectric on Ge and GaAs substrate is critical for high 
performance Ge and GaAs MOSFET. However, unlike good properties of SiO2 on Si 
substrate, native oxides of Ge and GaAs are of poor quality and are not qualified for 
MOSFET application, which greatly hinders the development of Ge and GaAs 
MOSFET [58, 59]. With the progress made in high-k deposition technique, Ge and 
GaAs MOS devices with various high-k materials have been reported [60-63].   
However, it is found that during the gate stack formation, the surface of Ge and GaAs 
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would be oxidized and the generated oxides could severely degrade the performance 
of these devices [61, 64]. Hence passivation techniques for Ge and GaAs substrates 
are needed to suppress the formation of interfacial oxides. Thermal nitridation for Ge 
substrate and Si or Ge passivation for GaAs have been proposed [60, 63, 65]. 
Improved MOS devices with these applications were also demonstrated. However 
these passivation techniques have their own limitations: although thermal nitrididation 
passivation is proven to be successful on n-type Ge substrate, few research results on 
p-type Ge were shown; Si and Ge are both amphoteric impurities in GaAs, using Si 
and Ge passivation for GaAs would cause the concern over substrate counter doping 
and threshold voltage fluctuation [66]. Hence, new and innovative passivation 
techniques are to be explored for Ge and GaAs MOS technology.  
      On the other hand, looking forward, due to the similar limits for bulk Si MOSFET, 
bulk Ge or GaAs technology is not attractive compared with Ge or GaAs on insulator 
structure.  Although so far no GaAs on insulator fabrication has ever been reported, 
various ways of fabricating GOI (Ge on Insulator), SGOI (Silicon Germanium on 
insulator) have been proposed including bonding [67] and smart-cut [68], 
condensation [69]. Among them, Ge condensation technique has drawn great attention 
due to its simple process steps and easy control over Ge concentration. This 
condensation process starts with epitaxial growth of SiGe film on SOI wafer followed 
by multi-step oxidation process. However, since this condensation requires SiGe 
epitaxy, the process cost would be significantly increased. Cost effective novel 
condensation approaches are yet to be developed. Besides, it is very attractive if Ge 
devices can be integrated into Si-based substrate for integration purpose, so methods 
for localized GOI, SGOI fabrication are of particular interest. 
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      Finally, there are tremendous process integration challenges for new substrate 
MOSFET with high-k gate dielectric and metal gate: Ge easily diffuses into the high-
k gate dielectric, causing the high gate leakage [70] whcih is also likely for GaAs 
substrate since As is quite volatile, so the process temperature for Ge and GaAs 
MOSFET can not be as high as Si MOSFET. In addition, low solid solubility of 
dopants in Ge [71], and low activation efficiency of dopants in Ge and GaAs [72, 73] 
requires innovation in S/D fabrication.    
 
1.4 Summary  
      In summary, driven by consumers’ demands for IC chips with higher performance 
but lower cost, the dimension of MOSFET has been scaled continuously following the 
Moor’s law for nearly half a century. Further scaling of conventional MOSFET with 
Si as substrate, SiON as gate dielectric and highly doped poly-Si as gate electrode is 
reaching its fundamental limits: intolerable high tunneling gate leakage, difficulties in 
EOT scaling due to poly-Si gate depletion effect and challenges in controlling the 
short channel effects.  
      Fundamental changes on the materials and structure of the MOSFET are 
inevitable in order to continue the historical aggressive scaling for leading-edge logic 
device. The high-k and metal gate technology is needed to replace the SiON and ploy-
Si gate in the near future. However, in the long-term for 32 nm technology node and 
beyond, FD MOSFET, double gate MOSFET and high mobility channel MOSFET 
could be the possible solutions. But whether these potential solutions will be 
introduced by the industry depend largely on future research results and technology 
breakthrough. There are still many technical challenges and inadequate understanding 
associated with these devices such as process integration, modeling, carrier 
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transportation and process variation. Different companies could finally adopt their 
individual approach where their strength lies in.  
 
1.5 Thesis Organization 
      Regarding advanced channel material MOSFET, important issues should be 
addressed as mentioned in section 2: 1) effective surface passivation technique for Ge 
and GaAs MOS device; 2) localized GOI fabrication and cost effective process for 
manufacturing high mobility channel material on insulator; 3) integration of high 
mobility channel MOSFET with high-k and metal gate. These aspects will be 
discussed and explored in this thesis with the hope that it can provide useful 
information for further development.  
      Hence, chapter 2 begins with the passivation techniques for Ge and GaAs. Thin 
AlN passivation is applied to both Ge and GaAs substrates. Besides, nitridation 
surface treatment of GaAs surface before the deposition of high-k is also discussed.  
      Then, chapter 3 covers fabrication techniques for high mobility channel on 
insulator structure (SGOI and GOI). In the first part of the chapter, SPE (Solid phase 
Epitaxy) growth method was proposed for localized GOI fabrication. Then in the 
second part, cost effective novel condensation method would be investigated for high 
Germanium percentage SGOI substrate preparation.  
      In chapter 4, the process integration for high mobility channel MOSFET with 
high-k and metal gate using Schottky S/D would be discussed. Schottky S/D transistor 
fabricated on both SGOI and Ge0.95Si0.05/Si substrates are demonstrated.  
      Finally, the closing chapter summaries the thesis and discusses possible research 
opportunities in the area of advanced channel material MOSFET.  
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Surface Passivation for Ge and GaAs substrates for 
MOS Device Application 
      As mentioned in the previous chapter, in searching for new substrate materials for 
high performance CMOS application, Ge and GaAs have gained extensive research 
interest due to their attractive property of higher carrier mobility. However, their poor 
quality native oxides greatly retard the development of Ge and GaAs MOSFETs 
(Metal Oxide Semiconductor Field Effect Transistor). Minimizing the formation of 
interfacial oxides on Ge and GaAs substrate during the gate stack formation is critical 
for high performance Ge and GaAs MOSFETs. Hence, effective surface passivation 
techniques are essential for Ge and GaAs based MOS technology. And in this chapter, 
the proposed passivation methods for both Ge and GaAs substrates will be discussed 
and analyzed. By using these surface passivation methods, Ge and GaAs MOS 
devices with improved C-V (Capacitance-Voltage) and thermal stability are also 
presented.  
      In section 2.1, ultrathin AlNx passivation for Ge substrate is touched. AlN 
passivation and plasma nitridation for GaAs substrate are presented in section 2.2. 













2.1 Surface Passivation for Ge 
 
2.1.1 Introduction  
 
      Although the world’s first integrated circuit was made on Ge substrate [1], the 
material was quickly eclipsed by Si as the prime semiconductor. However, Ge has 
recently regained tremendous attention since it offers very high electron and hole 
mobility making this material ideally suited for high-speed circuits.  
      Unfortunately, unlike Si-Oxide, it is known that Ge-Oxide is thermodynamically 
unstable and soluble to water [2]. Ge MOS capacitor with GeO2 as the gate dielectric 
shows distorted C-V characteristics, indicating high level of interface states and 
interface traps [3, 4]. Later, SiO2, Si3N4, GeON have been tried as gate dielectric for 
Ge MOS device; however the results are rather disappointing [5, 6]. Lack of a suitable 
high quality oxide for Ge greatly hinders the development of Ge MOSFET. 
      Fortunately, the deposited high-k material as an alternative gate dielectric provides 
a chance to fabricate good performance Ge-MOSFETs. So far several groups have 
demonstrated either Ge-MOS capacitors or Ge-MOSFETs integrated with Al2O3 [7], 
ZrO2 [8] and HfO2 [9, 10]. It was reported that during the post process, Ge surface 
would be oxidized to form GeOx , which leads to the degradation of device 
performance [8, 11, 12, 13]. The method of SN (Surface Nitridation) in NH3 prior to 
high-k deposition to form a thin layer of Ge oxynitride was proposed to reduce the 
excessive GeO2 growth [10]. Improvement in electrical performances was 
demonstrated by using SN passivation on both p-MOS capacitors and p-MOSFETs 
fabricated on n-type Ge substrate [10]. However, no successful results have been 
reported on Ge n-MOS devices [14].  The difficulties in making a good Ge n-
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MOSFET lie in higher P type dopants activation temperature but poor thermal 
stability of the thin oxynitride. In addition, it is still unclear how effectively the thin 
Ge oxynitride layer can prevent Ge-O formation during the high-k deposition since no 
relative analysis was reported. In this section, Ge surface passivation using ultra-thin 
AlNx layer is discussed. Improved film quality is examined with XPS (X-ray 
Photoelectron Spectroscopy) and TEM (Transmission Electron Microscopy) analyses, 
and electrical and thermal properties are compared to SN passivated samples.   
 
2.1.2 Experiment 
      MOS capacitors were fabricated on P type (Ga-doped) and N type (As-doped), 
(100) Ge wafers. After dipping in 1% dilute HF solution, two pre-gate treatments 
were applied: (SN sample) SN at 600 ℃ in NH3 ambient for 2 minutes; (AlN sample) 
ultra-thin AlNx layer was deposited by reactive sputtering of Al target in N2/Ar 
ambient. The thickness of the AlN layer was estimated to be ~1.5 nm based on 
measured deposition rate of sputtering. The deposition rate was kept low and the 1.5 
nm AlN deposition took 45 seconds.  
        Then metal organic chemical vapor deposition or ALD (Atomic Layer 
Deposition) HfO2 was deposited on both samples followed by PDA (Post Deposition 
Annealing) at 400 ℃ for 60 seconds in N2. The ALD HfO2 deposition was carried out 
at 320℃ using H2O and HfCl4 as precursors. TaN gate electrode was prepared by 
sputtering of Ta target in Ar/N2 ambient. After gate patterning, the Ge capacitors 
received a forming gas annealing (FGA) at 300 ℃ for 10 minutes to passivate the 
dangling bonds. 
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      Ge p- & n-MOSFETs were also fabricated. For Ge MOSFET fabrication, after 
TaN gate definition, boron (for p-MOSFET) and phosphorus (for n-MOSFET) were 
implanted into the wafer to form self-aligned source and drain. The implantation 
energy was 35 KeV for B and 50 Kev for P, implantation does for both B and P was 
1E15/cm2. After the dopant activation at 400 oC for B and 600 oC for P, Al contact 
was deposited on the S/D by sputtering. Finally the devices received FGA at 300 ℃ 
for 10 minutes.  
 
2.1.3 Results and Analysis 
2.1.3.1 Passivation effects 
      XPS analysis was carried out at the pressure of 10-9 mbar using monochromatic Al 
kα source with an energy of 1486.6 eV. The C 1s line with a binding energy of 284.6 
eV was used as a reference to eliminate the charge effect during the analysis. Figure 
2.1 (A) shows Ge 3d spectra after each processing step for SN sample. No peak 
corresponding to GeO2 was observed after dilute HF cleaning indicating that GeO2 
was removed completely. A small increase in the intensity of the Ge 3d peak at ~ 32.3 
eV after SN on Germanium surface is caused from the slight oxidation during thermal 
nitridation of Ge. figure 2.1 (B) shows N 1s signal for SN sample, a peak with a 
binding energy of 397.3 eV corresponding to N-Ge bond shows that a thin Ge 
oxynitride was formed during this 600 ℃ nitridation process [10]. It is observed that 
the intensity of the GeO2 peak increased significantly after HfO2 deposition, 
indicating that most of GeO2 was formed at the interface during HfO2 deposition 
process as shown in figure 2.1 (A). Figure 2.1 (C) shows Al 2p XPS spectra of AlN 
sample both after and before HfO2 deposition. After the AlNx deposition, Al 2p peak 
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was observed at a binding energy 73.9 eV confirming that the deposited layer was 
AlNx. The shift of the Al 2p peak to a higher binding energy by 0.56 eV after the  


















                                                         

















                               
Figure 2.1 XPS analyses: (A) Ge 3d spectra for SN sample after DHF cleaning, SN 
and HfO2 deposition; (B) N 1s spectra for SN sample after annealing in NH3 at 600℃; 
(C) Al 2p spectra for AlN sample before and after HfO2 deposition; (D) Ge 3d spectra 
for both SN and AlN samples after HfO2 deposition;  
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HfO2 deposition shows that part of the sputtered AlNx thin film is oxidized to form 
Al-O bond. This could be explained by a much larger standard heat of formation of 
Al2O3 (-1675K.J/mol) than that of AlN (-348K.J/mol) [15, 16]. Since AlNx acted as an 
oxygen reaction barrier, so it was effective in minimizing the GeO2 formation during 
the high-k deposition. Figure 2.1 (D) of Ge 3d XPS spectra of SN sample and AlN 
sample after PDA clearly shows that the GeO2 was reduced in case of AlNx passivated 
sample. 
 
2.1.3.2 Gate Stack TEM        
       
Figure 2.2 TEM image of TaN/HfO2/Ge gate stack with AlN-passivation. 
      Figure 2.2 shows the TEM picture of the gate stack for AlN sample. Ultra thin 
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HfO2 layer remained amorphous which was an advantage of the low temperature 
process because the grain boundary of crystallized high-k often acts as oxygen 
diffusion route and serves as high-leakage paths [17]. 
 





































Figure 2.3 (A) Measured high frequency C-V and simulated low frequency C-V for 
AlN sample and measured high frequency C-V for SN sample; (B) shows the gate 
Leakage current density versus gate voltage. 
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       C-V characteristics measured at 1 MHz are shown in figure 2.3(A). For SN 
sample, the C-V was severely distorted in the inversion part which is believed to be 
due to the excessive GeO2 piled at the interface between the Ge and the gate dielectric. 
However, for AlN sample, excellent C-V curve was achieved and the EOT was 
extracted to be 20 Å. The good fit between the measured C-V and simulated low 
frequency C-V indicates the excellent interface between the Germanium and high-k 
gate stack. Gate leakage current density level was in the same order for this two 
different surface treatment as indicated in figure 2.3 (B).  
 
2.1.3.4 Gate Stack Thermal Stability  
      In order to make Ge n-MOSFETs, we need to activate the dopant Phosphorus at 
around 600 ℃, or even higher temperature for other dopants such as Arsenic [18, 19]. 
The thermal stability of Ge MOS capacitors are also investigated after post anneal at 
various temperatures. Both SN sample and AlN sample were annealed at 500 ℃, 600 ℃ 
and 700 ℃ by rapid thermal annealing at N2 ambient for 2 minutes. Gate leakage 
current density at |Vg-Vfb|=1 V and EOT were extracted after each post annealing and 
were plotted in figure 2.4. It shows that after 600 ℃ annealing for 2 minutes, the gate 
leakage current density for SN increased by ~ 6 orders. By contrast, the gate leakage 
current density for AlN sample increased by less than 3 orders even after annealing at 
700 ℃ for 2 minutes. It is believed that the sudden increase in leakage density is 
partially due to the Ge diffusion from the substrate to HfO2 [11, 20]. Observed results 
suggest that thin layer of AlNx is more effective in preventing the Ge diffusion than 
thin Ge oxynitride due its robustness. EOT of both SN and AlN sample decreased 
slightly after 500 ℃ annealing due to HfO2 densification. Further high temperature 
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annealing led to slight increase in EOT because of the interfacial layer growth [21]. 
Low leakage density level for AlN sample after post annealing at 600 ℃  for 2 
minutes and stable EOT implied that this AlNx passivation technique could sustain the 
high temperature dopant activation process during the Ge-MOFET fabrication without 
severe degradation of device performance.      
 
Figure 2.4 EOT and gate leakage current density at |Vg-Vfb|=1V for both AlN and SN 
sample after different post annealing conditions.  
 
 
2.1.3.5 Effect of AlN thickness  
      The impact of AlN film thickness on the C-V characteristics of the Ge MOS 
capacitors was also investigated. By controlling the deposition time of sputtering, AlN 
layer with thickness of 1 nm (sputtering time 30s) and 0.5 nm (sputtering time 20s) 
were deposited on pre-cleaned Ge wafers, followed by HfO2 deposition with a 
thickness of either 2 nm or 3.5 nm. Metal TaN was still used as the gate electrode. 
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The following figure 2.5 shows the typical C-V characteristics from the fabricated Ge 
MOS capacitor with different AlN and HfO2 thichkness.  Excellent C-V with sharp 
rise and saturated accumulation capacitance was observed with 1 nm AlN and 2 nm 
HfO2. C-V of the same quality was also achieved by using thinner 0.5 nm AlN. The 
higher saturated capacitance (corresponding to an EOT of 1.05 nm) value is due to 
difference of AlN thickness. Hence, 0.5 nm AlN was thick enough to protect the Ge 
surface from oxidation when depositing 2 nm HfO2. However, the obvious stretch-out 
of C-V curve was observed once the the thickness of HfO2 was increased to 3.5 nm. 
This implies that during the HfO2 deposition, the oxidant continuously diffuses 
through HfO2 layer and oxidizes the AlN. If the thickness of AlN is too thin, 
degradation of the interface will happen.  























Figure 2.5 Measured C-V characteristics from Ge capacitor with different AlN 
passivation thickness and high-k HfO2 thickness. Although 0.5 nm AlN is thick 
enough to protect the Ge surface from being oxidized when depositing thin 2 nm 
HfO2; stretch-out of C-V curve is observed with HfO2 thickness increased to 3.5 nm, 
implying the surface oxidation of Ge.    
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2.1.3.6 Scalability 
      In order to evaluate the performance of AlNX/HfO2 dielectric more 
representatively, we have benchmarked the gate leakage density as a function of EOT 
as is shown in figure 2.6. The gate leakage current is collected from Ge MOS 
capacitor made on n-type substrate with different EOT. As a reference, gate leakage 
of SiO2 on Si and the gate leakage of HfO2 on Ge substrate with SN treatment are also 
included [14, 23]. It is observed that Ge with AlNX/HfO2 gate dielectric exhibits 
reduced gate leakage compared with SN samples, and at least ～3 order gate leakage 
density reduction than SiO2 on Si substrate.  
























Figure 2.6 Gate leakage density (normalized at Vg-Vfb=1V) as a function of EOT for 
AlNX/HfO2 on Ge substrate and HfO2 on Ge substrate with conventional SN treatment. 
(The leakage data for HfO2 on Ge substrate with SN treatment is from reference 
[14].)As a reference, the leakage current from SiO2 on the Si substrate is also included. 
All the leakages are from n-type substrates.  
 
2.1.3.7 Ge MOSFET with AlN passivation 
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      Figure 2.7 plots the typical inversion C-V characteristics measured at f=1MHz for 
the Ge p-MOSFET with 1.0 nm AlN passivation layer and 4 nm HfO2. Excellent 
inversion characteristics were achieved and the peak inversion capacitance 
corresponds to an EOT of 2.05 nm. 























Figure 2.7 Typical as-measured inversion C-V characteristics for Ge p-MOSFET with 
1nm-AlNX/4nm-HfO2 gate dielectric. The inversion side capacitance corresponds to 
an EOT of 2.05 nm. 
 
       










































Figure 2.8 (A) Is-Vg characteristics of Ge p-MOSFET with AlNX/HfO2 gate dielectric. 
Sub-threshold swing as low as 82 mv/dec is obtained; (B) Is-Vd curves for Ge p-
MOSFET with AlNX/HfO2 gate dielectric.  
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      Figure 2.8 (A) shows the well-behaved Is-Vg characteristic of the fabricated Ge p-
MOSFET at the drain bias of -0.05 V and -1 V. S.S (sub-threshold slope) as low as 82 
mv/dec is obtained which indicates the excellent interface quality, to the best of our 
knowledge, this is the lowest S.S ever reported. Typical output Is-Vd (Source Current 
versus Drain Voltage) of the Ge p-MOSFET is shown in figure 2.8 (B). 
      Extracted hole mobility of the Ge p-MOSFET with AlNX/HfO2 and hole mobility 
from Si & Ge p-MOSFETs with SN surface treatment and HfO2 gate dielectric are 
compared in figure 2.9 [24, 25]. It can been seen that hole mobility of Ge p-MOSFET 
with AlNX/HfO2 shows 20% and 40% increase over the mobility of Si and Ge p-
MOSFET with SN/HfO2, respectively.  

























Ge SN+HfO2 Ref [24]
Si SN+HfO2 Ref [25]
 
 
Figure 2.9 Hole mobility of the Si and Ge p-MOSFETs with AlN or SN passivation, 
Ge MOSFET with thin-AlN/HfO2 passivation shows 20% and 40% increase over the 
mobility of Si and Ge p-MOSFET with SN/HfO2, respectively. 
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      Ge n-MOSFET with AlN passivation and HfO2/TaN gate stack is also 
demonstrated and the typical Is-Vd curves are shown in the figure 2.10. The relative 
low current could be due to dopant loss and/or insufficient dopant activion [26], 
which is another challenge in fabricating high performance Ge MOSFET especially 
for n-MOSFET, hence innovation in S/D technology is needed [the S/D engineering is 
discussed in Chapter 4].  
 














Vg= 0 to 2V
L= 20 μm
 
Figure 2.10 Measured Is-Vd output characteristics for Ge n-MOSEET with AlN-
HfO2/TaN at gate bias from 0 to 2V.  
 
2.1.4 Conclusion 
      In conclusion, an effective Ge surface passivation using a thin layer of AlNx to 
prevent the GeO2 formation was demonstrated. Compared with SN, superior Ge-
capacitor with excellent C-V characteristics and thermal stability was achieved using 
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this passivation method. Besides, by using AlNx passivation, Ge p- and n-MOSFET 
with HfO2/TaN gate stack were successfully demonstrated. Ge p-MOSFET showed 
improved hole mobility compared with Si or Ge MOSFET with SN surface treatment. 
However, dopant loss and low activation inefficiency could be the root cause for low 
drive current of Ge n-MOSFET. Hence, for high performance n-MOSFET application, 
GaAs was considered as an alternative option. In the following section, we will move 
to GaAs based MOS device fabrication.  
 
2.2 Surface Passivation for GaAs 
2.2.1 Introduction 
      Due to its higher (~5X) intrinsic electron mobility and lower effective mass than 
those of Si, GaAs is a promising channel material for future high-performance n-
MOSFET devices. Recent progresses in development of high-k dielectric have 
reopened the possibility of realizing CMOS devices in GaAs, overcoming its poor 
quality native oxide issues [27]. Recently, without surface-passivation, GaAs MOS-
devices with ultra high vacuum Ga2O3(Gd2O3) or ALD Al2O3 as gate dielectric have 
been successfully demonstrated [28-31]. However, direct deposition of ALD HfO2, 
one of the most promising high-k candidates for future MOS devices, on GaAs 
showed abnormal C-V without accumulation capacitance [32]. The different 
interfacial layer growth on GaAs during ALD Al2O3 and ALD HfO2 processes were 
also observed [33]. Si or Ge passivation before ALD HfO2 deposition was proposed 
and improved C-V characteristics was demonstrated [32, 34, and 35]. In these 
passivation methods, a thin layer of Si or Ge was deposited on the GaAs surface 
before the high-k HfO2 deposition. However, Si and Ge can be both n- and p-type 
dopants for GaAs substrate, a thin layer of Si or Ge between the HfO2 and GaAs may 
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alter the doping concentration or even counter-doping the GaAs substrate, causing the 
instability of the threshold voltage. In this section, we proposed the PN (Plasma 
Nitridation) and AlN-passivation techniques for GaAs devices. By using these surface 
passivation techniques, excellent n- and p-GaAs capacitors with both ALD HfO2 and 
Al2O3 gate dielectrics are demonstrated.  
 
2.2.2 Experiment 
      n- (Si-doped) and p-type (Zn-doped) (100) GaAs wafers were pre-gate cleaned by 
either DHF for 20 minutes or 25% HCl for 20 minutes. After pre-gate cleaning, three 
different passivation techniques were applied, 1) ~1.5 nm Si deposition on GaAs 
substrate by sputtering; 2) ~1.5 nm AlN deposition on GaAs substrate by sputtering; 3) 
PN of GaAs surface at 150~280 0C in NH3/N2 ambient. ALD-HfO2 film using H2O 
and HfCl4 as processors were deposited at 320oC, followed by PDA in N2 ambient. 
Reactive sputtered TaN was used as gate electrode. After lithography and pattering, 
the GaAs capacitors received FGA at 400~600oC for 10 minutes. The device structure 
is shown in figure 2.11.    
 
 
Figure 2.11 Structure for GaAs MOS capacitors with different pre-gate cleaning and 
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2.2.3 Results and Discussion 
2.2.3.1 Surface Cleaning Effect 
      First, the pre-gate cleaning effect on GaAs was investigated. Figure 2.12 shows (A) 
Ga 3d and (B) As 3d XPS spectra from GaAs surface before and after pre-gate 
cleaning. It shows that native oxides of GaAs, which lead to the Fermi level pinning 
and gap states [29], can be removed by either DHF or HCl cleaning.  




































Figure 2.12 XPS analysis of GaAs surface before and after DHF and HCl pre-gate 
cleaning: (A) Ga 3d spectra and (B) As 3d spectra. The spectra indicate both pre-gate 
cleaning methods are effective in removing the native oxides in GaAs surface.  
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Figure 2.13 shows the C-V characteristics for Si-passivated GaAs capacitor with 5nm-
HfO2 using HCl and DHF pre-gate clean. The inset is the gate leakage density as a 
function of the gate voltage. Better C-V characteristic was obtained from DHF-
cleaned Si-passivated HfO2 sample with comparable leakage possibly due to the As-
rich surface after HCl cleaning [36]. And As rich surface could be the cause of surface 
pining [37], resulting in distorted C-V. Hence, DHF cleaning was used to fabricate 
other devices in this work.  


























Figure 2.13 C-V characteristics for Si-passivated GaAs capacitor with 5nm-HfO2/TaN 
gate stack using HCl and DHF pre-gate clean. The inset is the gate leakage current. 
 
2.2.3.2 Surface Morphology 
        Surface roughness and morphology of the GaAs samples were measured by 
AFM (Atomic Force Microscopy) within an area of 5μm× 5μm after pre-gate 
cleaning, passivation and ALD high-k dielectric deposition. AFM surface image on 
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HfO2/GaAs stack with DHF clean and AlN-passivation is shown in figure 2.14 and 
smooth surface without obvious damage is observed. RMS (Root Mean Square) 
values within acceptable range are summarized in table 2.1. Relatively high RMS 
value after PN process may be induced by plasma damage during the PN process. 
 
Figure 2.14 AFM surface image on HfO2/GaAs stack with DHF clean and AlN-
passivation, smooth surface with no detectable damaged was noted.   
 
Table 2.1 Top surface roughness RMS values measured by AFM within an area of 5 
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2.2.3.3 PN Surface Treatment 
      PN process of GaAs surface is studied by XPS shown in figure 2.15. N 1s core 
level spectrum in figure 2.15 (A) is recorded from the GaAs surface after PN process. 
N-Ga and N-O bonds indicate that a thin layer of GaON is formed during the PN 
process. No As-N signal is detected in N 1s and As 3d spectra in figure 2.15 (B), 
implying no presence of As-oxynitride at interface. figure 2.15 (C) shows the Ga 3d 
spectra before and after PN process, confirming the formation of GaON. However if 
the sample after PN was dipped in DHF and re-examined by XPS, there would be no 
N-Ga bond found as also shown in figure 2.15 (C), indicating GaON can be etched 
away by DHF.  
      C-V characteristics of TaN/HfO2/GaAs stack with different plasma nitridation 
conditions are examined in figure 2.16. It was found that C-V shape and Vfb are 
sensitive to nitridation condition, suggesting that the interface quality is greatly 
affected by the amount of N-incorporated and the thickness of GaON layer. Degraded 
interface is observed for insufficient nitridation process, however over nitridation will 
not only increase the EOT, but also degrade the C-V characteristics.  
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Figure 2.15 (A) XPS N 1s core level region of the GaAs surface after PN process, (B) 
XPS As 3d core level region of the GaAs surface before and after PN process; (C) 
XPS Ga 3d core level peak before and after nitridation, and after DHF etching of the 
nitride layer for 10 minutes. 
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Figure 2.16 High-frequency C-V characteristics of TaN/HfO2/GaAs stack with 
different plasma nitridation processes (time and temperature). 
 
2.2.3.4 AlN Surface Treatment  
      Effect of AlN-passivation on GaAs substrate is also studied by XPS. 
      Ga 2p spectra in figure 2.17 (A) are taken from GaAs surface after DHF clean and 
HfO2 deposition with or without AlN passivation. The Ga-As peak and Ga-O peak are 
separated as shown in figure 2.17 (B) for the sample without AlN passivation and in 
figure 2.17 (C) for the sample with AlN passivation. It shows in figure 2.17  (B) that 
appreciable amount of GaO was formed during the HfO2 depostion process without 
surface passivation. However, figure 2.17 (C) confirms that the formation of GaO 
during ALD HfO2 process is effectively suppressed by thin AlN-passivation before 
the deposition of HfO2. 
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Figure 2.17 (A) Ga 2p XPS spectra for GaAs after DHF clean and after ALD HfO2 
deposition with and without AlN-passivation; (B) Peak separation for Ga 2p signal 
from the sample without passivation after ALD HfO2 deposition; 





























Figure 2.17 (C) Peak separation for Ga 2p signal from the sample with thin AlN 
passivation after ALD HfO2 deposition; (D) As 3d XPS spectra for GaAs after DHF 
clean and after ALD HfO2 deposition with and without AlN-passivation;  
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      Similarly, the formation of AsO after HfO2 deposition was also suppressed by 
using AlN surface passivation as shown in figure 2.17 (D).  
      The XPS analysis for Si passivated samples showed that Si protects the GaAs 
from being oxidized during the HfO2 deposition process. Since AlN and Si-
passivation layers act as an oxygen barrier, they are effective in minimizing the GaO 
and AsO formation during the ALD HfO2 process, resulting in improved C-V.  
 
2.2.3.5 Electrical Characteristics  
      High-frequency C-V characteristics of TaN/HfO2/GaAs (p- and n-type) stack with 
different passivation techniques are shown in figure 2.18. The abnormal low-
frequency behavior of high-frequency inversion C-V, usually observed for high-k/Ge 
system [38], was not observed for both p- and n-MOS GaAs capacitors. Both n- and 
p-GaAs capacitors show good accumulation characteristics implying the absence of 
interface pinning between GaAs and HfO2. The EOT for each capacitor is also 
marked in the graph by quantum mechanical C-V simulation.   
      Figure 2.19 shows the extracted Vfb and theoretical Vfb of these devices. The 
theoretical Vfb (ignoring the charge effects) is defined by the following equation [39]: 
                                                   Vfb=Wm-Ws                                                              (2.1) 
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Figure 2.18 C-V curves of both TaN/HfO2/p- & n-GaAs stack using PN, AlN- and Si-
passivation techniques. EOT is indicated in the figure. 
 
In the above equation, Wm denotes the work function of the metal (gate electrode) and 
is taken as 4.4eV for TaN in our calculation [40]. Ws is the work function of 
semiconductor substrate which can be expressed as  
                        n-sub:               Ws= qχ+ qKTln(ND/Ni)                                            (2.2) 
                        p-sub:               Ws= qχ+ qKTln(NA/Ni)+Eg/2                                   (2.3) 
q is the electronic charge and equals to 1.6×10-19 C; χ is the electron affinity; K is 
Boltamann’s constant (=1.38×10-23 J/K)  and T is temperature; ND and NA are donor 
and acceptor concentration in the semiconductor substrate, respectively; Ni and Eg are 
the intrinsic carrier density and band gap of the semiconductor. Since the doping 
concentration in the GaAs substrate provided by the wafer vendor extends over a 
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range rather than a fixed value, so the theoretical value Vfb also has a distribution as 
shown in figure 2.19.   
      Vfb for PN passivated samples is close to theoretical value, implying its low fixed 
charge density. Deviation of Vfb for AlN-passivated and Si-passivated samples is 
























Theoretical Vfb for n-sub GaAs Capacitor
Si+HfO2
 
Figure 2.19 Flat band voltage extracted from TaN/HfO2/GaAs stack using PN, AlN- 
and Si-passivation techniques, the theoretical Vfb is also plotted as reference.  
 
      Gate leakage current density at Vg=|Vfb+1V| as a function of EOT for 
TaN/HfO2/GaAs stack is shown in figure 2.20, and compared with previously 
reported HfO2/Si, HfO2/Ge and SiO2/Si results. Although the leakage current level of 
GaAs capacitors is acceptable for high performance CMOS device application, results 
show that in order to achieve further EOT scaling and lower leakage current, the gate 
integrity and interface quality of high-k/GaAs stack should be further improved and 
optimized.  
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Figure 2.20 Gate leakage current density as a function of EOT for TaN/HfO2/GaAs 
stack. Reported results for HfO2/Si, HfO2/Ge and SiO2/Si are compared. 
 
The interface state density (Dit) of GaAs devices is estimated by conduction method 
[43], and summarized in table 2.2. Dit level of GaAs MOS-capacitors at midgap is in 
the range of 4×1010~3×1011 eV-1cm-2. 
 
Table 2.2. Interface state density (Dit) estimated by conduction method for 
TaN/HfO2/GaAs stack with different passivations. 
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2.2.3.6 TEM of Gate stack  
      TEM pictures of TaN/HfO2/GaAs stack with PN, AlN-, and Si-passivations after 
FGA at 400oC are shown in figure 2.21. Smooth interfacial layers and conformal 
HfO2 layers are observed. The out-diffusion of Ga and As into HfO2 was not detected  


































Figure 2. 21. TEM pictures of TaN/HfO2/GaAs stack with (A) plasma nitridation (B) 
AlN-passivation, and (C) Si-passivation.   
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Figure 2.22 EOT and gate leakage current density after thermal tests for 
TaN/HfO2/GaAs capacitor with Si passivation. 
(C) 
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     Thermal stability of GaAs devices are studied by investigating the EOT, Jg and C-
V after FGA at 500oC, 600oC for 10 mins, and PMA at 850oC for 1 min. As shown in 
figure 2.22, the EOT increases as annealing temperature increases due to the 
interfacial layer growth. It must be noted that the leakage current also increases after 
anneal, which is attributed to the crystallization of HfO2 after anneal, as shown in 
TEM (figure 2.23), and the out-diffusion of Ga and As into HfO2 with main diffusion 
of As, which is also confirmed by EDX.  
 
Figure 2.23 TEM and EDX of the GaAs sample with Si passivation after PMA 850oC 
anneal, EDX shows diffusion of Ga and As into HfO2. 
 
Figure 2.24 shows the normalized C-V characteristics for Si-passivated sample after 
FGA and PMA. The degradation of the interface quality is observed with stretch-out 
of the C-V with increased annealing temperature. 
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Figure 2.24. Normalized C-V characteristics for TaN/HfO2/GaAs stack with Si-
pssivation after post-metal annealing. 
 
     On the other hand, after FGA at 600oC, no obvious C-V stretch-out is observed for 
PN and AlN-passivated GaAs capacitors (figure 2.25). Slight reduction in leakage 
current is observed after FGA (inset), unlike Si-passivated device in figure 2.22, 
possibly due to the increase of interfacial layer without diffusion of Ga/As.  
      Frequency dispersion of the C-V characteristics for Si and AlN-passivated GaAs 
samples after FGA is compared in figure 2.26. AlN-passivated sample shows much 
lower frequency dispersion, indicating its good interface quality after the thermal 
treatment, due to the robustness of AlN diffusion barrier, effectively preventing Ga 
and As from diffusing into HfO2 dielectric.   
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Figure 2.25. (A) Normalized C-V characteristics for TaN/HfO2/GaAs stack with PN-
passivaiton, and (B) Normalized C-V characteristics for TaN/HfO2/GaAs stack with 
AlN-passivation; inset is gate leakge currenty density. 
       
Chapter 2: Surface Passivation for Ge and GaAs substrates for MOS Device Application 
 59


















V g  (V )
 1M
 100K
 1 0 K
S i+H fO 2



















Figure 2.26 Frequency dispersion after FGA at 600oC for 10 minutes for 
TaN/HfO2/GaAs stack with (A) Si-passivation and (B) AlN-passivation. 
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2.2.3.8 GaAs n-MOSFET with AlN-HfO2 
       GaAs n-MOSFET was also fabricated using AlN-HfO2/TaN gate stack. After the 
TaN gate definition, a thin SiO2 sacrifice layer was deposited on the wafer before 
implantation. Two-step implantation was used in our experiment: first Si was 
implanted at an energy of 50 Kev with a dose of 1×1014/cm2 followed by P 
implantation with an energy of 60 Kev and a dose of 1×1015/cm2.  
      The Si can replace either Ga atom or As atom in GaAs as donor or acceptor [44], 
respectively. Assume the number of Si atom replacing Ga atoms is denoted as NGa 
and the number of Si atom replacing As atom is expressed as NAs, then the total 
activation percentage can be calculated using the following equation:  
                                 Si activation percentage= (NGa-NAs)/N                                   (2.4) 
N is total number of Si atoms implanted. The purpose to introduce P implantation is to 
reduce the number of NAs since P can occupy the As vacancy sites [45], hence the 
activation percentage can be possibly enhanced.  
      After the implantation, a 100 nm SiO2 layer was deposited on the wafer to protect 
the As & Ga atoms from diffusion or sublimation [46] during the subsequent 
activation process, which was done in a RTA chamber at 750oC for 1 minute under N2 
environment. Subsequently, front contact metals AuGe(80nm)/Ni(10nm)/Au (200nm) 
and back contact metals Ti(10nm)/Pd(20nm)/Au(300nm) were deposited by e-beam 
evaporation. Finally, silicidation was carried out at 360oC for 1 minute in N2. 
      The following figure 2.27 shows the relationship between Jjunction (Junction 
Current Density) and voltage applied at the N+ side of the fabricated N+P GaAs 
junction by this Si and P co-implantation method. A Jforward/Jreverse (Junction forward 
current density/Junction reverse current density) ratio of 107 is achieved.   
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      Figure 2.28 (A) shows the Is-Vg curve from the GaAs n-MOSFET using AlN 
passivation and HfO2 as gate dielectric at a drain bias of 0.05V and 1.2V. Channel 
length of the device is 20 μm. The threshold voltage of the transistor is 0.309V, 
extracted by the maximum conductance method. A Ion/Ioff (On current/Off current) 
ratio of 6 orders is obtained. The S.S of the device is 129 mV/dec. Well-behaved Is-Vd 
curves of the GaAs n-MOSFET are also presented in figure 2.28 (B).  
 
Figure 2.27 Junction current versus voltage applied at N+ side of N+P GaAs junction; 
a two-step Si and P co-implantation is used and the activation temperature is 750oC; a 



























P  1E15 60kev










































Vg-Vth= 0 to 1.2V
Step=0.3V(B)
 
Figure 2.28 (A) Is-Vg of GaAs n-MOSFET, (B) Is-Vd of the GaAs n-MOSFET 
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2.2.4 Conclusion 
      Novel surface passivation on GaAs using plasma nitridation and AlN-passivation l 
has been carried out. Results show that robust passivation layers can be achieved at 
HfO2/GaAs interface, leading to good C-V characteristics on both n- and p-type GaAs 
with low leakage current. It is also found that plasma nitridation and AlN-passivation 
are more thermally stable than Si passivation. In addition, by using AlN passivation, 
GaAs n-MOSFET integrated with AlD-HfO2/TaN was demonstrated. 
 
2.3 Summary 
      In this chapter, passivation techniques for Ge (AlN passivation) and GaAs (AlN 
and PN passivation) are explored. As shown by XPS results, the passivation layer is 
effective in reducing the interfacial oxides during the high-k deposition process, 
resulting in improved performance of the MOS devices. Thermal stability study was 
also carried out. The results indicate that Ge and Ga/As atoms easily diffuse into high-
k gate dielectric at elevated temperature, causing high leakage current and 
performance degradation. The proposed passivation techniques can improve the 
thermal stability of the devices by effectively retarding and preventing this diffusion 
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Fabrication of High-Mobility Channel on Insulator 
Substrate  
3.1 Introduction  
 
       As discussed in chapter 1, SOI structure provides better scalability than the bulk 
structure MOSFET because of its better immunity to short channel effect, reduced 
parasitic junction capacitance and free of latch-up. The methods for Si SOI substrate 
fabrication have been pursed for many years. Commonly used techniques for Si SOI 
fabrication include SIMOX (Separation by Implanted Oxygen) [1], wafer bonding & 
etch back [2] and Smart-Cut [3].  Research on high mobility semiconductor (SiGe, Ge 
and GaAs) on insulator substrate fabrication is still in its incipient stage, however it is 
gaining more and more attention because of the scaling limitations for Si based 
MOSFET mentioned in the introduction chapter. 
      Although there is still no demonstration of GaAs on insulator, several methods for 
GOI (Germanium On Insulator) and SGOI (Silicon Germanium On Insulator) 
fabrication have been reported including: intermixing [4], SIMOX [5], wafer bonding 
[6], and condensation [7, 8]. Intermixing of amorphous Ge on SOI by high 
temperature annealing was only suitable for low Ge percentage SGOI fabrication and 
detailed studies have to be made to get SiGe with targeted Ge percentages. The 
process of SIMOX is also not suitable for SGOI fabrication with a Ge concentration 
higher than 30% [9].  Wafer bonding technique to form SGOI or GOI is limited by its 
process complexity and interface disorder [5]. Thin SGOI and GOI are difficult to be 
achieved by wafer bonding without chemical mechanical polishing to thin down the 
SiGe or Ge layer. In this context, Ge condensation has drawn great attention due to its 
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simple process steps and easy control over Ge concentration. Using condensation 
technique by oxidizing the epitaxially grown single crystal Si1-XGeX with low Ge 
concentration on Si SOI wafer, it is easy to achieve thin SGOI, GOI layers with 
uniform Ge composition and sharp interfaces. However, this condensation method is 
still far from perfect for production in terms of integration and cost: 1) localized GOI 
structure on Si substrate is desired for integration purpose, since Ge channel is 
suitable for high performance application but not attractive for low standby power 
application due to its high leakage. Hence, for SOC (system on chip) technology, only 
parts of the chips use Ge as conducting channel while others may still rely on Si; 2) 
MBE (Molecular Beam Epitaxy) or UHVCVD (Ultra High Vacuum Chemical Vapor 
Deposition) Epitaxy growth of Si1-xGex on SOI in conventional condensation method 
is expensive (both the process and equipment), and a cost effective method is yet to be 
developed.  
       More exploration is needed in this area to provide solutions for the above 
mentioned issuess. Hence this chapter is focusing on high mobility channel on 
insulator substrate fabrication. Firstly, SPE (Solid Phase Epitaxy) technique to form 
localized GOI structure is investigated. Then in the second half of this chapter, a cost 
effective novel condensation method to form high Ge concentration SGOI substrate is 
discussed.  
 
3.2 SPE to Form Localized GOI 
3.2.1 Concept of Localized GOI Formation  
      The vertical epitaxial growth is well known for both homoepitaxial and 
heteroepitaxial such as Si on Si, Ge on Si or GaAs on Ge [10, 11].  If the epitaxial 
growth can be extended laterally over an insulator, the localized SOI structure can be 
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achieved. The concept of using SPE lateral growth to achieve localized GOI is 
illustrated in the figure 3.1. A layer of amorphous Ge is deposited on the pre-patterned 
Si substrate. The open area where the Ge reaches the Si substrate is called the seed 
region. The amorphous Ge layer can regrow epitaxially upon annealing, starting from 
the seed region and following the crystal direction of the Si substrate. The epitaxial 
growth would propagate laterally over the SiO2 and localized GOI structure can be 
formed. The advantage of this lateral growth for lattice mismatched substrates is that 
the defects are confined in the seed area by the side wall of the insulator with the 
lateral growth layer defects-free [12]. This method is process simple and compatible 




Figure 3.1 Concept of using SPE lateral growth to form localized GOI structure, the 
open window on the Si substrate is called seed region where the epitaxial growth of 
Ge will be initialized.   
 
3.2.2 Experiment  
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      P type Boron doped Si (100) wafer was first dipped in dilute HF to form clean 
surface. In order to fabricate GOI, SiO2 was grown by thermal oxidation, followed by 
selective SiO2 etching to open the seed windows. Then Ge film was deposited on the 
wafer by DC sputtering. Subsequently, a layer of SiO2 was deposited by plasma 
enhanced CVD (Chemical Vapor Depositon) to cover the Ge surface in order to 
minimize Ge evaporation during the post annealing process. FA (Furnace annealing) 
and RTA (Rapid Thermal Annealing) of these samples were done at various 
temperatures and all anneals were carried out in N2 ambient under an atmosphere 








SiO2 SiO2  
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                                                                     (C) 
Figure 3.2 Process flow for SPE GOI growth, (A) a layer of SiO2 was grown by 
thermal oxidation; (B) selective etch of SiO2 to open seed windows; (C) a layer of Ge 
was deposited by DC sputtering and covered by a layer of SiO2, followed by thermal 
annealing.  
 
3.2.3 Results and Discussion 
3.2.3.1 Seed Region Analysis 
      Figure 3.3 shows the θ -2θ XRD (X-Ray Diffraction) scans of seed region after 
different anneal conditions: FA at 600℃ for 2 hours, FA at 800℃ for 2 hours and 
RTA anneal at 940℃ for 4 seconds. The Si (400) peak is observed at 2θ=69.2 degree. 
It is reported that Ge (400) peak lies at 2θ=64 degree [13]. We note that for the 
sample annealed for 2 hours at 600℃, no other peak is observed except Si (400) in θ -
2θ scan, indicating the absence of Ge (400) or SiGe (400) planes that are orientated 
epitaxially with the underlying Si (001) substrate. This implies that the temperature of 
600oC could be too low to initiate the SPE of Ge on Si substrate. In case of the sample 
annealed at the 940℃, a temperature above the melting point of Ge, a low intensity 
peak is observed at 2θin a range between 65 and 67 degree. This low intensity hump 
is due to partial crystallization of the amorphous Ge layer that has (004) planes 
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to short annealing time of 4 seconds. On the other hand, XRD data of the sample 
annealed at 800℃ for 2 hours shows a higher peak which is because of thicker more 
complete crystallization of amorphous Ge formed during 2 hours anneal. Unlike Si 
peak, the peak of Si1-xGex has wider distribution mainly because of continuous change 
of the x (Ge composition) in the film together with the strain contained in the film 
[14].  




























Figure 3.3 XRD intensities versus 2θfrom the seed area for three samples annealed at 
different conditions: FA at 800℃ for 2 hours, FA at 600℃ for 2 hours, RTA at 940℃ 
for 4 seconds.  
 
      High resolution TEM (Transmission Electron Microscope) of the samples 
annealed at 600℃ for 2 hours and 800℃ for 2 hours are shown in figure 3.4. The 
interface is clearly observed for the sample annealed at 600℃ as indicated in figure 
3.4 (A). The top Ge film is the mixture of amorphous and poly-crystallized Ge, which 
is confirmed by the SAD (Selected Area Diffraction) pattern inserted in figure 3.4 (A). 
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Large defects clusters within the Ge film are observed. It is also noted that the crystal 
orientation of the Si and Ge is misaligned, indicating Ge growth is not epitaxial 
growth but likely due to random nucleation. HRTEM of the sample annealed at 800℃ 
shows that top ~150Å layer is single crystal Si1-xGex with x in a range of ~0.3 to ~0.7. 
The formation of single crystal Si1-xGex layer on Si can be explained by two aspects: 
one is due to the top Ge diffusion to the Si substrate, the other is the epitaxial growth 
of Ge film from the Si substrate. The original interface of Si and Ge is believed in the 
starting point of the thread dislocations as shown in figure 3.4 (B). The threading 
dislocation is caused because of the misfit strain. Since the Ge diffusion to the Si may 
not cause the thread dislocation in Si substrate, the single crystal Si1-xGex above the 
interface would be initiated by the Ge SPE growth following the crystal orientation of 
Si-substrate.  
 
3.2.3.2 GOI Structure  
      GOI structure is realized and shown in figure 3.5 (A). The annealing condition for 
this sample is 800℃ for 2 hours in N2 ambient. It is observed that growth of single 
crystal Ge propagates from the seed region to the top of the SiO2. Although defects 
and dislocations in the Si1-xGex film in the seed region are observed, the GOI structure 
is of good quality with clear crystal image visible. The lateral dimension of the single 
crystal Ge is 20 µm. 
      The SAD pattern in figure 3.5 (B) confirms that the Ge film on top of SiO2 is of 
























Figure 3.4 (A) HRTEM picture of the sample annealed at 600℃ for 2 hours, inserted 

































Figure 3.5 (A) High resolution TEM picture of single crystal GOI structure. (B) SAD 
pattern indicates that the Ge film on insulator is single crystal.  
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3.2.4 Conclusion 
      XRD and TEM are used to examine the process of Ge SPE on Si substrate which 
suggest that the temperature of 600oC is too low to initiate the process. SPE growth of 
Ge on Si substrate at elevated temperature of 800oC is clearly observed. By annealing 
the amorphous Ge deposited on pre-patterned Si substrate at 800oC to initiate the SPE 
process, localized GOI structure on Si substrate is achieved due to lateral growth. 
Localized GOI structure made by this method is promising for integration of high-
mobility Ge MOSFET on Si substrate for SOC application.    
 
3.3 Condensation of amorphous SiGe Film on SOI substrate 
to form SGOI 
      In the first section of this chapter, localized GOI structure on Si is demonstrated 
by SPE method; and in this section we will discuss a novel cost effective 
condensation approach to fabricate SGOI substrate with high Ge percentage. 
 
3.3.1 Condensation Mechanism 
      It was reported that oxidation of SiGe film at high temperature results in growth of 
pure SiO2 layer with Ge piling up behind it [15-17]. The phenomena can be explained 
by the displacement chemical reaction between GeO2, and Si, which can be written as:  
                                                GeO2+ Si=SiO2+Ge [18] 
This reaction is found to be possible at high temperature of 800oC. Hence during the 
oxidation of SiGe layer on Si SOI substrate at a high enough temperature, with ample 
supply of Si from the substrate, GeO2 can be converted to pure Ge with only SiO2 
formed. In addition, the out diffusion of Ge atoms is suppressed by the top oxide and 
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BOX (Buried Oxide) layer. Therefore, the total amount of Ge in the SiGe layer will 
be preserved during the oxidation process. Because Si is consumed during the 
oxidation, the Ge concentration in the remaining film can be enhanced. That’s why 
the process is called condensation.  
      Suppose that the initial thickness of SiGe layer and percentage of Ge 
concentration is t1 and c1, respectively; and after the oxidation or condensation 
process, the thickness and concentration of Ge become t2 and c2. With little Ge 
element loss, the following equation should hold. 
                                                         t1c1=t2c2                                                           (3.1) 
      The following figure 3.6 depicts the Ge condensation process.  
      It should be pointed out that in the conventional condensation process, the SiGe 
layer is prepared by epitaxial growth and the layer is in single crystal structure with 
the same orientation as the SOI wafer. However, in figure 3.6 (this experiment) the 
initial SiGe is in its amorphous state (α-SiGe) which is deposited by sputtering.  The 
mechanism that the amorphous SiGe can be converted to single crystal structure is 










Figure 3.6 Process for condensation of amorphous SiGe on SOI wafer to form single 
crystal SGOI substrate:(A) a amorphous low Ge content SiGe layer was deposited on 
a SOI wafer; (B) after high temperature oxidation process, due to condensation, SPE 
mechanisms, high Ge concentration single crystal SGOI was formed between the 
BOX and top SiO2 layer; (C) top SiO2 layer etch 
 
3.3.2 Experiment 
      P type Boron doped SOI wafers were used as starting substrates in this 
experiment. The thickness of Si-on-insulator layer was thinned down to ～80 nm by 
thermal oxidation and DHF etching. Then the SOI wafers were loaded into a sputter 
chamber with a base pressure of 2.0×10-7 torr. ～100 nm SiGe film was deposited on 
the wafers by co-sputtering of the pure Si and Ge targets in Argon plasma at a base 
pressure of 3 mtorr. The thickness was calculated by multiplying the sputtering rate 
with the sputtering time. The RF powers applied to the Si and Ge targets were tuned 
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so that the final deposited SiGe film contains 20-30% of Ge. The as-deposited 
samples were then oxidized in an oxidation furnace. The oxidation process was first 
done at a higher temperature at 1050oC until the Ge percentage in the film reaches ～
50%, and after removing the top oxide layer, further oxidation was carried out at a 
lower temperature below 1000 °C to ensure that the SiGe film does not melt during 
the whole oxidation process. Finally the top oxide layer was removed by DHF after 
the two-step oxidation process. To investigate the structural properties and quality of 
these fabricated SGOI layers, TEM, EDX, micro-Raman and HR-XRD (High-
Resolution XRD) measurements are carried out. 
 
3.3.3 Results and discussion 
3.3.3.1 Amorphous SiGe layer On SOI 
      Figure 3.7 shows the auger depth profiling of the as-deposited sample before any 
oxidation process. The inset shows the sample structure. Such depth profiling 
confirms the presence of a thin SiGe film deposited on single crystal SOI surface. The 
average Ge atomic concentration is ～25%. O and C singles are also observed, which 
are likely due to native oxide layer and the surface contamination since cleaning 
process was not done immediately before the analysis.  
 
3.3.3.2 Crystal Quality and Composition of SGOI 
      Figure 3.8 shows the high resolution TEM image of the SGOI sample after two-
step oxidation. The film thickness is found to be ~43.4 nm with a uniform Ge atomic 
percentage of 60%. This composition profiling is carried out using EDX analysis. 
Considering the initial SiGe layer with a thickness of ~100 nm and Ge percentage of 
~25%, the results testify equation (3.1) confirming that Ge element is preserved 
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during our condensation process. In addition, TEM images also show the presence of 
twin defects as shown in the inset (A) of figure 3.8. The inset (B) in figure 3.8 shows 
the FFT (Fast Fourier Transform) image of the SGOI film which indicates that the 
Si0.4Ge0.6 film is single crystal nature though dislocations and defects are observed in 


























Figure 3.7 Auger depth profiling of the as-deposited sample before any oxidation 
process; the inset (A) illustrates the structure of the sample; 
 













































Figure 3.8 High resolution TEM of the S0.4G0.6 on insulator structure achieved after 
two step oxidation process. Inset (A) shows the twin defect observed in the SGOI, and 
inset (B) represents FFT image of the SGOI film; 
 
      In order to probe the crystalline quality of these SGOI layers, micro-Raman 
measurements are carried out. Raman spectra are recorded using a JYT6400 set up 
with a liquid nitrogen cooled CCD detector. The 514.5 nm line of an argon laser is 
used as an excitation source, which gives a focused laser spot of 1.2 μm. The spectral 
resolution of the Raman set up is about 0.2 cm-1 and from the Raman peak analysis, 
the error values in the Ge composition is about ±0.5%. For this excitation wavelength, 
the penetration depth of the Raman probing is about 300-340 nm and 8-10 nm for 
bulk Si and Ge, respectively [19]. Since the Ge composition in these SGOI films 
(thickness 43.4 nm) is expected about 60%, we can probe the whole SGOI layer along 
with the underlying Si (100) substrate. To probe the composition uniformity, Raman 
spectra are recorded from several positions of the SGOI surface. We have found out 
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that there is no significant change of the peak positions (average peak shift due to 
large area probing < ±1.5 cm-1) and linewidth. The Raman Spectra of as deposited 
sample before any oxidation and the sample after the two-step oxidation are shown in 
figure 3.9. For the as deposited sample, only Si-Si peak from SOI is observed 
implying that the deposited SiGe film by co-sputtering is of amorphous nature. This is 
evident from the much broader background signal due to absence of long-range order. 
In case of the sample after oxidation, besides the intense Si-Si peak from the SOI 
substrate, Si-Si, Si-Ge and Ge-Ge related vibrations from the Si1-XGeX film are clearly 
observed. The Si-Si peak from the SiGe shows substantial phonon softening with a 
broad low-energy tail when compared to reference peaks recorded from single 
crystalline strained and relaxed Si1-XGeX layers with Ge content > 35%. These 
observations reveal that the Ge content in our SGOI samples is much higher [20, 21]. 
In addition, linewidth of the Si-Ge and Ge-Ge peaks resembles the Raman lineshape 
of single-crystal high Ge-content SiGe films. Using the method described in Refs [20-
25], we can also estimate a Ge composition > 64% in these films from the Raman 
peak shift where composition estimation is carried out with reference to the unstrained 
phonon frequency. Such a peak shift is compensated by the amount of in-plane lattice 
strain. In a similar way, we can also estimate an average in-plane strain component in 
these layers when compared to Raman peak shift of the unstrained bulk Si1-xGex 
layers. It is found that the film after two-step oxidation process possesses 0.26% 
compressive strain. Such an amount of strain in SGOI layers is beneficial for the 


























Figure 3.9 Raman spectra from the as-deposited sample and the sample after two-step 
oxidation; much narrower Raman modes associated with Si-Si, Si-Ge, and Ge-Ge 
vibration peaks reveal high crystalline quality.  
 
3.3.3.3 XRD strain analysis of SGOI 
    Since the amount of average in-plane strain given by Raman analysis is based on 
several approximations related to phonon peaks of compositional-dependent 
unstrained SiGe, we have carried out a comparative analysis using HRXRD. The 
anisotropy of the strain in the Si1-xGex layer is deconvoluted by HR-XRD using the 
PANalytical X'Pert PRO Extended MRD system. The HR-XRD measurements were 
performed with line-focused Cu Kα1 radiation (λ = 1.540597 Å) from a four-crystal 
Ge (220) monochromator which provides an angular divergence of < 12 arc-s with a 
wavelength spread Δλ/λ ! 7×10-5. ω-2θ overview scans were obtained with a 
detector acceptance angle of !2°, while an additional two-crystal Ge (220) analyzer 
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was placed between the sample and the detector to obtain high-resolution (detector 
acceptance angle !12 arc-s) scans and reciprocal lattice maps about both symmetric 
and asymmetric reflections. The maps are generated by taking repetitive ω-2θ rocking 
curve scans starting at different initial values for ω. The symmetric ω-2θ rocking 
curve scan of the SGOI film after two-step oxidation is shown in figure 3.10. The 
peak at 2θ of 69.1 degree is from the Si (400). A combination of (004) and (224) 
reciprocal maps at orthogonal φ was used to isolate tilt effects, and the Ge percentage 
is calculated to be 61.1% which is in consistence with the concentration given by 
EDX. The lattice constant of the SiGe (both the in-plane X and Y directiona, refer to 
inset (A) of figure 3.10) calculated from the reciprocal space map is 5.536Å, while the 
out-of-plane lattice constant of SiGe in Z direction is 5.594Å. According to Vegard’s 
law [27], The lattice constant for single crystal Si1-xGex can be written as: 
                                 aSi1-xGex= (1-x)aSi+xaGe                                                     (3.2) 
where, x denotes the atomic percentage of Ge in SiGe alloy, and ai is the lattice 
constant for material i.  
      Hence, a fully relaxed SiGe crystal with a Ge percentage of 61.1% would have a 
lattice constant of 5.569Å. Therefore, in X and Y directions, the SGOI film involves 
0.59% compressive strain whilst in Z direction, the SGOI film involves 0.45% tensile 
strain. It is believed that the overall effect of these strains would improve the 
performance of the p-MOSFET [28, 29]. 
      The difference in the strain values estimated from Raman and XRD could be due 
to difference in the probing area and depth. In literature, the phonon deformation 
potential constants for SiGe with Ge composition higher than 50% are not well 
established. Such limitations may also lead to a large fluctuation in the strain values in 
SGOI probed by Raman technique. 
















Figure 3.10 XRD scans of SGOI sample after two-step oxidation process. The Si and 
SiGe diffraction peaks are used for Ge composition estimation. 
 
3.3.3.4 Cyclic Anneal Effect 
      It is reported that cyclic anneal process is effective in reducing the defect and 
dislocation density in Ge film epitaxially grown on Si [30], by mechanisms such as  
dislocation glide and annihilation [31].  In this study, the effect of cyclic anneal on the 
quality of SGOI is also investigated. The Si0.4Ge0.6-on-insulator wafer prepared by 
two-step oxidation received 5 cycles of anneal between a high annealing temperature 
(900℃) for 10 minutes and a low annealing temperature (760℃) for 10 minutes. The 
temperature profile of the anneal process is shown in the following figure 3.11.  
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Figure 3.11 Temperature profile for the cyclic anneal process for SGOI substrate, two 
cycles are shown in the graph.  
 
      Figure 3.12 shows the TEM picture of the SGOI sample after this thermal 
treatment which confirms that the quality of the film is improved by cyclic anneal. In 
addition, no twin defects were observed after the cyclic anneal as shown in the inset 
(A) of figure 3.12. The inset (B) and inset (C) of figure 3.12 represent FFT image and 
the diffraction pattern of Si0.4Ge0.6 film, respectively, which confirm the single crystal 
nature of the film. In addition, as shown in figure 3.13, there is no obvious Raman 
peak shift after the cyclic anneal, which implies that the SGOI film still retains its 
original strain.  
      By using this novel condensation method, SGOI with thickness as thin as 20 nm is 
achieved as shown in figure 3.14. This substrate can be used for fully depleted SGOI 
MOSFET fabrication.  










Figure 3.12 High resolution TEM of the S0.4G0.6 on insulator structure after cyclic 
Thermal treatment; no twin defect is observed in the SGOI film as shown in inset 
(A); inset (B) represents an FFT image; and diffraction pattern of the SGOI film 
shown in inset (C) reveals single crystalline phase.  





















Figure 3.13 Raman Analysis showing that the strain in SiGe on insulator is 
maintained after the cyclic anneal. 
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Figure 3.14 thin SGOI achieved with thickness of 20 nm 
 
3.3.4 Conclusion  
      In summary, strained Si0.4Ge0.6 on insulator has been successfully demonstrated 
by oxidation of SiGe amorphous films deposited on SOI wafers by co-sputtering pure 
Si and Ge targets. The Ge composition is quite uniform in the film and the Ge 
concentration estimated by EDX is consistent with calculation from the XRD 
spectrum. The amount of strain in the Si0.4Ge0.6 film is characterized by both Raman 
and XRD techniques. It is found the strain in the Si0.4Ge0.6 is beneficial for p-
MOSFET. In addition, a cyclic annealing process can further improve the quality of 
SGOI. SGOI wafer with SiGe layer as thin as 20 nm is also achieved. Such a cost 
effective and process simple method can be used to prepare high Ge-content SGOI 
and Ge-on-insulator substrates for high performance MOSFETs. 
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3.4 Summary 
      In this chapter, fabrication methods for high mobility channel on insulator 
substrate are investigated. Localized GOI structure on Si substrate is realized by Ge 
SPE lateral growth on pre-patterned Si wafer. Besides, by using cost effective novel 
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High Mobility Channel MOSFET Integrated With 
High-k/Metal Gate and Schottky S/D 
 
4.1 Introduction 
4.1.1 High mobility channel MOSFET integration 
      Besides the issue of surface passivation discussed in chapter 2, integration of 
SiGe (with high Ge percentage) and Ge channel MOSFET with high-k gate dielectric 
and metal gate faces many other challenges.  
      It is well known that the solid solubility of dopants in Ge is relatively low 
compared with that in Si [1]. Besides, dopant loss during the activation process and 
insufficient dopant activation in Ge substrate were reported [2]. These facts make 
realization of low resistance S/D (Source/Drain) in Ge MOSFET very difficult. With 
high S/D resistance, significant reduction of the transistor’s drive current is expected 
[2, 3]. The S/D resistance issue will be more sever for thin body SGOI or GOI 
structure without S/D epitaxial extension. In addition, fast dopant diffusion in Ge 
during the activation process due to non-equilibrium effects such as transient 
enhanced diffusion poses tremendous challenges in forming shallow junction for 
highly scaled devices [4]. 
      On the other hand, MOSFETs made on Ge or SiGe substrates usually suffer from 
high gate leakage especially after elevated temperature process, due to: 1) formation 
of poor quality Ge oxide interfacial layer [5],  which will not only distort the C-V 
(Capacitance-Voltage) curve but will also lower the band offset of high-k to the 
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substrate resulting in higher gate tunneling current [6]; 2) the diffusion of Hf into the 
interfacial oxide/Ge-substrate [7], 3) diffusion of Ge into the HfO2 film (Chapter 1). 
Although passivation technique proposed in chapter 1 shows its effectiveness in 
minimizing the interfacial oxides formation and retarding the Ge diffusion process, 
low temperature fabrication for SiGe and Ge MOSFET is always desirable to 
minimize the degradation. However, commonly used dopant implanted S/D 
technology requires high temperature process to activate the impurities and repair the 
crystal damages caused by implantation process [8, 9], which limits its application in 
SiGe and Ge MOSFET.  
Therefore, low resistance S/D with low formation temperature is required to solve 
or as least alleviate the aforementioned concerns for integration of Ge and SiGe 
MOSFET with high-k and metal gate.  
 
4.1.2 Schottky S/D Transistor 
    Schottky S/D MOSFET has been proposed as an alternative to heavily doped S/D 
MOSFET [10]. The fundamental structure of Schottky S/D transistor is the same as 
the conventional doped S/D MOSFET. The difference is that in the Schottky S/D 
MOSFET, the S/D is formed by alloying the substrate with a metal to form a Schottky 
contact rather than using conventional ion implantation to form a PN junction. 
Therefore, the high temperature dopant activation process can be eliminated. Besides, 
since the S/D is metallic like germanides (silicides), resistance of the Schottky S/D 
can be greatly reduced.  
      Figure 4.1 shows the structure of a Schottky S/D MOSFET. In the S/D side, the 
metallic like material forms a Schottky contact to the substrate. In operation mode, 
when the gate voltage and drain voltage are applied to the device, the electrons (for n-
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MOSFET) or holes (for p-MOSFET) will tunnel through the Schottky barrier from the 
source to the drain as shown in figure 4.2 [11, 12]. However, these carriers have to 
overcome a Schottky barrier height Φb (normally we use Φp for hole tunneling barrier 
in p-MOSFET and Φn for electron tunneling barrier in n-MOSFET) before injected 
from the source to the channel.  
 
 
Figure 4.1 the structure of the Schottky S/D transistor, the S/D is a Schottky contact. 
 
 
   Figure 4.2 (A) band diagram for p-MOSFET, and (B) band diagram for n-MOSFET 
[11, 12] 
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       Therefore, the drain current depends on the value of Φb and the channel resistance. 
For a high Φb, the drain current depends mainly on the tunneling resistance, and for a 
lower Φb, the drive current becomes almost the same as those of a conventional 
MOSFET, in which the drive current is determined by the channel resistance. Hence 
materials that can form low Φp and Φn are desirable for p-MOSFET and n-MOSFET 
application, respectively.   
      So far, Schottky S/D transistors on bulk Si substrate or SOI with various metals 
have been demonstrated including Co [13], Dy [14], Er [15], Pt [14, 15]. Relative 
high barrier height is found on Si substrate. For example CoSi2 has Φn= 0.42 eV, PtSi 
has Φp=0.24 eV and ErSi1.7 has a Φn=0.28 eV. The high barrier height may be 
overcome or at least alleviated by using Ge or SiGe substrate, because of their low 
band gap.  
      Hence, in this chapter we will discuss the Schottky S/D transistor on high mobility 
substrate integrated with high-k gate dielectric and metal gate electrode. In the first 
part of this chapter, we will explore the Ni-germanide Schottky S/D p-MOSFET on 
Si0.05Ge0.95/Si substrate; followed by the discussion on Schottky S/D transistor using 
Ni-germanosilicide on the thin SGOI wafer by a conventional self-aligned top gate 
process. 
 
4.2 Schottky S/D MOSFET on Si0.05Ge0.95/Si Substrate  
4.2.1 Experiment 
      Due to limited amount of Ge element on earth and its high cost, the Ge/Si (Ge on 
Si) architecture is proposed by several groups [16-18]. In this architecture, inversion 
channel of the MOSFET is formed in the high mobility material Ge, while relative 
cheap bulk Si acts as supporting substrate—combining the merits of both. Hence, in 
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our experiment ～500 nm Si0.05Ge0.95 was grown on Si substrate at Anelva Japan. A 
TEM (Transmission Electron Microscope) image of the substrate is shown in figure 
4.3. The total thickness of the SiGe layer is found to be ～533 nm. EDX (Electron 
Dispersive X-ray spectroscopy) data confirms uniform Ge concentration in top 200 
nm of the SiGe layer, with variation of Ge atomic percentage less than 0.5%. Due to 
large (4%) lattice mismatch between Si and Ge, misfit dislocations in the interface 
between the Si and SiGe layers are observed as indicated by arrows in figure 4.3 (B); 
however the dislocation density decreases as the thickness of SiGe increases, 500 nm 
SiGe is grown to ensure the top SiGe epitaxial layer of high quality for MOSFET 
application.  
      After the preparation of the substrate, a SiO2 sacrifice layer was deposited on the 
wafer followed by phosphorus channel implantation with ion energy of 110 KeV and 
a dose of 4×1012/cm2. The activation of the dopants was done at 800oC for 10s. The 
purpose of this channel implantation is to turn the substrate into n-type semiconductor 
since during the SiGe gowth process, no extra dopants were introduced. Because no 
device structure had been formed on the sample, high temperature annealing can be 
used to activate the dopant and repair the implantation damage.  
      After dipping in dilute HF to remove the SiO2, the Si0.05Ge0.95/Si substrate was 
loaded into a sputter chamber. Subsequently, ultra-thin amorphous Si passivation 
layer was deposited on SGOI to suppress the GeO2 formation [19], followed by pure 
Hf metal deposition by DC sputtering. Rapid thermal oxidation of the sputtered Hf-
layer on the substrate was done at 500℃ for 1 minute in a N2/O2 ambient, after which 
the Hf metal can be converted into HfO2 [20]. A ～150 nm TaN metal gate was 
deposited by reactive sputtering of Ta target in N2 ambient.   



























Figure 4.3 (A) TEM picture of the Si0.05Ge0.95/Si substrate, the Ge concentration is 
detected by EDX, (B) High resolution TEM shows the interface between the Si-sub 
and epitaxially grown SiGe layer, arrows point out the misfit dislocation. However,  
the top SiGe layer is believed of high-quality single crystal, which is also verified by 
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      After lithography and removal of the exposed photoresist, trimming of the 
photoresist was carried out to reduce the gate length of the transistor defined by the 
mask. The photoresist trimming process is illustrated in figure 4.4. Figure 4.4 (A) 
shows that after lithography and photoresist develop, the gate length (photoresist 
length) is L, which is defined by the dimension of the pattern in the mask. 
Subsequently, the wafer with attached photoresist was loaded into O2 plasma chamber. 
As illustrated in figure 4.4 (B), in the O2 plasma environment, the photo resist would 
be encroached by the O2 both vertically and horizontally, resulting in reduced height 
and length. Finally, the photoresist with length L’ was achieved. By using this 
photoresist trimming method, the gate length of the transistor can be made much 
smaller than what was originally designed in the mask. However, the O2 flow, plasma 
power and process time should be well controlled to ensure that the targeted length L’ 
can be achieved.  
        After the photoresist trimming process in O2 plasma, gate electrode metal TaN 
was removed by reactive ion etching in a Lam TCP9400 etcher, followed by 
photoresist stripping in asher. Then Si4N3 spacer was deposited by PECVD (Plasma 
Enhanced Chemical Vapor Deposition). Immediately after the spacer etching and 
DHF dipping to remove the oxides in the S/D area, pure Ni was deposited on the 
wafers by e-beam evaporator. Although it is found that Pt-germanide has more 
favorable hole barrier (Φp= -0.1eV, Φn=0.76eV) than that of Ni-germanide (Φp= -
0.08eV, Φn= 0.74eV) by the reverse current measurement [21, 22], Ni was selected 
because of its easy removal.  
      Schottky S/D was formed in a rapid thermal process chamber at 400℃ for 1 
minute in N2 ambient at atmosphere pressure. Finally, un-reacted Ni was removed by 
wet etching in 5% HNO3 solution. 









Figure 4.4 Illustration of photoresist trimming process in O2 plasma (A) photoresist 
after develop has a length of L, defined by the mask; (B) The photoresist is 
encroached by O2 plasma in both vertical and horizontal directions; (C) Photoresist 
with smaller length L’ is achieved. 
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      The whole process flow for the Ni-Schottky S/D MOSFET fabrication from the 
Si0.05Ge0.95/Si substrate preparation is summarized as follows: 
(1) Growth of Si0.05Ge0.95 on Si substrate; 
(2) 10 nm sacrifice SiO2 deposition; 
(3) Phosphorus channel implantation: implantation energy 110KeV and dose 
1×1012/cm2; 
(4) Source/Drain activation at 800oC for 10s; 
(5) DHF cleaning to remove the sacrifice oxide; 
(6) Thin Si passivation layer deposition by sputtering; 
(7) Pure Hf deposition by sputtering; 
(8) Post deposition annealing at 500℃ in N2/O2; 
(9) TaN metal deposition by reactive sputtering; 
(10) Lithography, photoresist develop and photoresist trimming in O2 plasma;  
(11) Reactive ion etching of gate electrode TaN; 
(12) Photoreist stripping in asher; 
(13) PECVD Si3N4 spacer formation; 
(14) DHF dip to remove the oxides in S/D area; 
(15) 30 nm Ni deposition by E-beam evaporator;  
(16) Silicidation at 400℃ for 1 minute; 
(17) Removal of Ni residue by HNO3. 
 
4.2.2 Results and Discussion 
4.2.2.1 Gate Stack  
      Figure 4.5 (A) shows the typical inversion C-V characteristics of the fabricated p-
MOSFET measured at 1 MHz, the peak inversion capacitance corresponds to an EOT 
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(Equivalent Oxide Thickness) of 2.9 nm, taking the quantum mechanics into 
consideration. Gate leakage current density as a function of gate bias is shown in 
figure 4.5 (B), at VG = -1 V. A low gate leakage current density on an order of 10-6 
A/cm2 is achieved, which indicates the integrity of the gate stack, probably as a result 
































Figure 4.5 (A) Inversion C-V curve of the Schottky S/D transistor, low gate leakage 
current density is also demonstrated in (B). 
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      High resolution TEM of the gate stack from Ni-Si0.05Ge0.95 Schottky S/D transistor 
is shown in figure 4.6. Smooth and high-quality interface between the high-k and 
SiGe/Si substrate is observed without detectable evidence of reaction between them. 
The channel region is high-quality single-crystal SiGe layer as indicated by clear 
lattice image. HfO2 remained amorphous, a desired property, which is due to the low 
temperature process.  
 
 
Figure 4.6 high resolution TEM of the gate stack from the Ni-Schottky S/D p-
MOSFET which shows high interface quality. HfO2 high-k dielectric remained 
amorphous. The clear lattice image of the channel indicates the high quality of the 
Si0.05Ge0.95 top layer. 
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      Well behaved Is-Vd curves from Ni-Si0.05Ge0.95 Schottky S/D p-MOSFET with 
channel W/L= 320/20 μm are shown in figure 4.7. Vg-Vth is from 0 to -0.9 V with a 
step of -0.3 V. At Vd=Vg-Vth= -0.9 V, a drain current of 4～4.5 μA/μm is achieved. 
For Schottky S/D MOSFET, high drive current is difficult to obtain if barrier height 
between the source and the channel is high. The observed high driverability of the 
fabricated p-MOSFET is due to the low Schottky barrier height of the S/D to channel. 















 Ni-Si0.05Ge0.95 Lg= 20 μm
Vg-Vth= 0 to -0.9 V
Step= -0.3 V
Figure 4.7 Typical Is-Vd characteristics measured from the Ni- Schottky S/D transistor 
fabricated on the Si0.05Ge0.95/Si substrate with a gate length of 20 μm.  
 
      Effective mobility is extracted using conventional split C-V method [23]. The 
effective carrier mobility μeff can be formulated as 
                                                       μeff=gdL/(WQn)                                                    (4.1) 
gd is the drain conductance and can be defined as: 
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                                                        gd=∂Id/∂Vd                                                       (4.2) 
L and W are the length and width of the transistor, respectively; and Qn is the 
inversion carrier density. The vertical surface electric field, Eeff is defined by the 
following expression: 
                                                Eeff=(Qb+ηQn)/kεo                                                      (4.3) 
Qb is the charge density in the space-charge region. η accounts for averaging of the 
electric field over electron distribution in the inversion layer, which is usually taken as 
1/2 for the electron and 1/3 for the hole mobility [24, 25]. K is relative dielectric 
constant for the channel material and εo is the permittivity in vacuum and equals to 
8.85418×10-14F/cm.  
      In our experiment, effective mobility was extracted from the inversion capacitance 
measured at a frequency of 1 MHz and a drain current as a function of gate bias 
measured under drain voltage of -50 mV. K value for Si0.05Ge0.95 substrate is taken as 
εGe (relative permittivity of Ge), which is 16 [26]. This is a good approximation, since 
the channel material consists of 95% Ge and only a small amount of Si.  
      The relationship between extracted effective hole mobility μhole and Eeff is plotted 
in figure 4.8. Peak μhole for fabricated Ni-Si0.05Ge0.95 PMOSFET is 255.9 cm2/V-s. 
Universal μhole from SiO2/Si is also plotted for the purpose of comparison. As can be 
seen from the plot, for the fabricated Schottky p-MOSFET, ~85% peak μhole 
enhancement is achieved against the universal μhole from Si MOSFET. The improved 
mobility also indicates the good interface quality due to the effectiveness of the Si 
passivation. The hole mobility enhancement is also maintained at high electric field 
region. 
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Figure 4.8 Effective hole mobility μhole versus the effective electric field Eeff. ～1.8X 
times peak hole mobility from Ni-Schottky S/D MOSFET on Si0.05Ge0.95/Si is 
demonstrated compared to universal hole mobility form Si p-MOSFET.  
 
4.2.2.3 Performance of Short Channel MOSFET  
      The minimum gate length defined by the mask used in our experiment is 0.5 μm. 
The aforementioned photoresist trimming process was carried out to reduce the 
minimum gate length we can achieve. SEM (Scanning Electron Microscopy) was 
used to monitor the gate length after the trimming process. The following picture in 
figure 4.9 shows the top view SEM image taken from the sample after the the 
formation of the Si3N4 spacer. The TaN electrode and Si3N4 spacer are clearly 
discernable. The horizontal white dash lines were used as the boundaries of TaN to 
measure the gate length. As shown in the picture, the value of Y, which denotes the 
distance between the two horizontal lines (gate length) after photoresist trimming, is 
97 nm.  




Figure 4.9 SEM top image of the Ni-Schottky S/D transistor after the photoresist 
trimming and formation of the nitride spacer, it indicates that the gate length is 97 nm. 
 
      Figure 4.10 (A) shows Is-Vd of Ni-germanides Schottky S/D p-MOSFET with 
high drivability, which is attributed to the negative hole barrier height of Ni-
germanide on Ge  and its low resistivity [22]. The Vg-Vth is from 0 to -1.2 V with a 
step of -0.4 V. Figure 4.10 (B) shows transfer characteristic of Ni-germanide Schottky 
S/D p-MOSFET. Relative high Ioff current is observed which is possibly due to much 
smaller bang gap.  
      The table 4.1 compares this work with other previous works regarding the 
characteristics of Schottky S/D MOSFETs and conventional Si MOSFETs. By 
normalizing the difference of gate length and EOT, fabricated Ni-germanide 
MOSFET on Si0.05Ge0.95/Si shows higher drive current compared with Si conventional 
and Schottky S/D transistors. However, due to its small band gap, controlling Ioff is 
critically important.  
 

















































Figure 4.10 (A) Is-Vd curves from short channel Ni-germanide Schottky S/D 
PMOSFET; (B) Is-Vg curves from short channel Ni-germanide Schottky S/D 
PMOSFET; 

















Vg-Vth= 0 to - 1.2V
Step = - 0.4V
(A)










Vd = - 50 mV
(B)
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 Table 4.1 Comparison between this work and previous works regarding the 
characteristics of Schottky S/D and conventional MOSFETs; Lg is gate length, Id is 
drain current and Ion/off is on/off ratio; 
 
Devices EOT (nm) Lg (nm) Id (μA/μm) Ion/Ioff  
This work 2.9 97 250 19  
Si Bulk doped S/D 2.8 38 260 71 Ref [27] 
Si Bulk Schottky S/D 3.4 40 400 31 Ref [28] 
Si Bulk Schottky S/D 1.9 27 550 26 Ref [28] 
 
4.2.3 Conclusion 
       In this section, high performance Si0.05Ge0.95/Si p-MOSFET with HfO2/TaN gate 
stack using Ni-germinde Schottky S/D technology is demonstrated. Because of low 
Schottky barrier height between the S/D and the channel, high drive current of the p-
MOSFET is achieved. In addition, the extracted peak hole mobility for fabricated 
Schottky S/D PMOSFET is found to be ～1.8X times higher than the universal hole 
mobility from Si MOSFET.  Schottky MOSFET with gate length of 97 nm is also 
demonstrated using photoresist trimming process; the device shows improved 
driverability compared with Si MOSFET with either conventional or doped S/D. 
 
4.3 Schottky S/D MOSFET on thin SGOI substrate  
      The difficulties in achieving highly doped S/D due to the poor activation and solid 
solubility limits of dopants in Ge-based MOSFET, together with its small band gap 
cause high junction leakage. A SOI structure can effectively suppress the leakage. 
Hence, combination of ultra-thin body structure and Schottky S/D engineering has 
been considered as one of the promising non-classical CMOS technology. Recently, 
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Pt-germanide Schottky S/D transistor on Ge-on-insulator using buried SiO2 as gate 
dielectric and Si-substrate as bottom gate electrode has been reported with excellent 
performances, operating in accumulation mode [29]. In this section, we will discuss 
the Schottky S/D transistor using Ni-germanosilicide on the thin SGOI wafer and 
HfO2/TaN gate stack fabricated by conventional self-aligned top gate structure. 
 
4.3.1 SGOI substrate and Transistor Structure 
        Figure 4.11 shows the high resolution TEM of the SiGe layer on insulator 
prepared by oxidation of amorphous SiGe film on SOI wafer. The details of this novel 
condensation approach have been discussed in chapter 3. The thickness of the single 
crystal SiGe layer is found to be ～30 nm with Ge concentration of ～65% detected 
by EDX. Ge concentration is quite uniform within this ～30 nm SiGe layer.  
      The transistor fabrication process is the same as the process mentioned in the 
previous section. However, no photoresist trimming was involved in this SGOI 
Schottky S/D transistor fabrication process. Some process conditions are slightly 
different from what was used to fabricate the Ni-Si0.05Ge0.95/Si Schottky transistor: 1) 
channel implantation: Phosphorus with energy of 100 KeV and dose of 4×1012/cm2; 2) 
dopant activation: spike anneal at 1000oC for 1s; since the concentration of Ge is 
decreased to 65%, slightly high activation temperature is used; 3) the thickness of Ni 
deposited in the S/D is 10 nm~15 nm rather than 30 nm used in bulk SiGe/Si Schottky 
MOSFET fabrication: the SiGe film thickness of SGOI wafer is quite thin (30nm). 
During the silicidation process, the supply of Si and Ge element in the S/D area may 
not be enough. 
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      Figure 4.12 shows schematic view of cross-sectional structure of the Schottky S/D 
MOSFETs fabricated with Ni-germanosilicide S/D and HfO2/TaN gate stack on 




Figure 4.11 High resolution TEM image of the SGOI wafer prepared by oxidation of 
amorphous SiGe on SOI wafer. The thickness of the body is ～30 nm and the Ge 
atomic concentration detected by EDX is 65%. 
 
4.3.2 Gate Stack and S/D TEM 
      High resolution TEM of the gate stack is shown in figure 4.13. The amorphous 
interfacial layer is quite uniform and that layer is believed to be a compound of Si. As 
can be seen in high resolution TEM of gate stack, a conformal HfO2 film on single 
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crystal Si0.35Ge0.65 channel remains amorphous and has sharp interface with the SiGe. 
Ultra-thin interfacial layer is observed between HfO2 film and Si0.35Ge0.65 channel, 
which is believed to be formed during oxidation process. 
 
Figure 4.12 Schematic drawing of device cross-sectional structure of SGOI MOSFET 
with Schottky S/D and HfO2/TaN gate stack. 
 
.  
      In addition, the clear smooth interface between Si0.35Ge0.65 channel and Ni-
germanosilicide is observed at S/D region. The epitaxial growth of Ni-
germanosilicide grain on Si0.35Ge0.65 (001) is also observed. The sufficient overlap of 
Ni-germanosilicide S/D with gate electrode may be explained by the fact that Ni is the 
main diffusing species during solid-state reaction of Ni with Si and Ge [30]. The 
atomic composition of Ni: Si: Ge detected by EDX is 52: 22: 26. The Si-Ge ratio in 
the Ni-germanosilicide film is different from that in the SGOI film probably because 
only stable phases can exist in the Ni-germanosilicide film after reaction between Ni 
and SGOI. Segregation and diffusion out of rich Si and Ge were also reported [30]. In 
addition, according to previous report, three stable ternary phases, Ni3Si-Ni3Ge, 
Ni2Si-Ni2Ge, and NiSi-NiGe can be formed during reaction of Ni with SiGe. At a 
400℃ rapid thermal anneal process, our EDX data indicates that NiSi-NiGe is the 
preferred phase.  




Figure 4.13 TaN-HfO2-Si0.35Ge0.65 gate stack and S/D area of the fabricated thin SGOI 
Schottky S/D transistor, the composition of the S/D area is determined by EDX 
analysis.  
 
4.3.3 Transistor Characteristics 
      Figure 4.14 shows the inversion C-V (capacitance-voltage) curve of the fabricated 
SGOI p-MOSFET measure at 1MHz. The peak inversion capacitance corresponds to 
an equivalent oxide thickness of 2.2 nm, considering the quantum mechanical effect. 
The C-V in figure 4.14 was measured under Vg swept from positive to negative 
voltage. The inset shows gate leakage current density as a function of the gate bias 
when the channel is in inversion. By using low temperature process for Ni-
germanosilicide S/D formation, we successfully demonstrate Schottky S/D p-
MOSFET on SGOI with excellent C-V characteristic together with low gate leakage.  
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      Figure 4.15 shows the well-behaved drain current (Id) and source current (Is) 
versus drain voltage (Vd) curves of thin SGOI Schottky S/D PMOSFET with channel 
width/length= 400/5 μm. Conduction method and charge pumping method were 
applied to extract the interface density on bulk pure Ge transistor fabricated by the 
same surface passivation and gate stack formation method. The typical interface state 
density lies between 6x1011 cm-2eV-1 and 1x1012cm-2eV-1 [31]. SGOI Schottky S/D 
transistor would have an interface state density close to the above number. Hole 
mobility extracted using the measure inversion C-V is ~ 120 cm2/V-s at low electric 
field, which is comparable with hole mobility from conventional bulk Ge p-MOSFET 
with HfO2/TaN gate stack [31].  
 
4.3.4 Conclusion 
      In summary, we fabricate and demonstrate the Schottky S/D transistor using Ni-
germanosilicide on thin SGOI wafer prepared by novel approach of oxidizing co-
sputtered amorphous SiGe film deposited on SOI substrates, and HfO2/TaN gate stack 
integrated with conventional self-aligned top gate structure. Low Ni-germanosilicide 
S/D formation temperature leads to the excellent inversion C-V characteristics and 
low gate leakage density. Excellent transistor output characteristics are presented. 
Hole mobility extracted using split C-V is comparable with hole mobility from 
conventional bulk Ge p-MOSFET with HfO2/TaN gate stack. 
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Figure 4.14: Inversion capacitance-voltage curve of the fabricated Schottky SGOI p-
MOSFET. The inset shows the gate leakage current density versus the gate voltage 
when the Si0.35Ge0.65 channel is under inversion.   
 
 
















Vg-Vth= 0 to -2V
Step= -0.4V
 
Figure 4.15: Id/Is-Vg characteristic for the SGOI Schottky S/D p-MOSFET transistor 
with a gate length of 5μm. 




      In this chapter, fabrication of Schottky S/D p-MOSFETs on Si0.05Ge0.95/Si and 
S0.35G0.95OI substrate integrated with high-k HfO2 and metal gate TaN have been 
discussed.  
      Due to low Φp of Ni-germanide on Ge substrate, Ni-germanide Schottky S/D 
transistor on Si0.05Ge0.95/Si shows high drive current and 85% hole mobility 
improvement over the universal hole mobility of Si. Using photoresist trimming 
process, p-MOSFET with a gate length of 97 nm was also demonstrated. Improved 
drive current over Si MOSFET with Schottky or conventional doped S/D is observed. 
      In addition, thin Si0.35G0.65OI Schottky S/D MOSFET integrated with high-k/metal 
gate using conventional top gate self aligned process is presented. This integration 
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      In this chapter, summary of the previous chapters will be made, and then 
recommendation on future research on high mobility transistor will be discussed.  
 
5.1 Conclusion  
5.1.1 Surface Passivation for Ge and GaAs 
      High mobility channel materials such as Ge and GaAs will be possible 
alternatives to conventional Si substrate for high performance CMOS 
(Complementary Metal Oxide Semiconductor) application. However the lack of high 
quality native oxides proves to be a serious challenge for fabrication of high 
performance Ge and GaAs MOSFET. Although deposited high-k gate dielectric rather 
than thermally grown oxides could be a promising solution for Ge and GaAs, the 
degradation of the interface quality due to the surface oxidation during the high-k 
deposition process is inevitable. The surface oxidation generated GeO2 and As(Ga)O2  
are the root causes for severely distorted C-V (Capacitance-Voltage) and interface 
Fermi level pinning, resulting in dysfunction of the MOS devices. An effective 
surface treatment on these new substrates is indispensable to the successful 
fabrication of Ge and GaAs MOSFET (Metal Oxide Semiconductor Field Effect 
Transistor) with high drivability. Besides effectively suppressing the oxide formation 
during the process of gate stack formation, a desirable surface passivation method 
should provide excellent thermal stability. Methods for passivation of Ge and GaAs 
substrates are studied extensively such as NH3 treatment of Ge surface and thin layer 
Si/Ge passivation for GaAs. Because of concerns over these passivation methods such 
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as thermal stability and effectiveness of NH3 treatment for Ge and Si/Ge passivation 
related doping effects for GaAs (details are discussed in Chapter 1), new and 
innovative passivation approaches are expected.  
      In this thesis, a thin sputtered AlN passivation method for Ge substrate was 
proposed and implemented, XPS (X-ray Photoelectron Spectroscopy) analysis 
revealed that by applying thin AlN passivation, the amount of GeO2, formed mainly 
during the high-k deposition, was greatly reduced compared with the sample with 
conventional NH3 treatment and without surface treatment. As expected, improved C-
V characteristics were observed. Besides, AlN surface passivated Ge MOS capacitor 
showed superior thermal stability compared with NH3 surface treated Ge MOS 
capacitor, mainly due to AlN’s effectiveness in preventing Ge diffusion. The 
thickness of AlN required for effective passivation depends strongly on the high-k 
thickness, a 0.5 nm was found to be enough for a 2 nm HfO2; but for a 3.5 nm HfO2 
deposition, thicker AlN is needed. Hence, thickness of AlN passivation layer should 
be engineered for optimal device performance. AlN passivation also showed excellent 
scalability on Ge substrate. MOS device with EOT as thin as 10.5 nm was 
demonstrated with reduced gate leakage current compared with NH3 treated samples. 
Finally, Ge p-MOSFET with S.S as low as 82mv/dec and 40% peak hole mobility 
enhancement over NH3 treated sample is realized.   
      Great reduction of the oxides formed during the high-k deposition was similarly 
confirmed on GaAs substrate by using AlN passivation; improved thermal stability 
due to the effectiveness of AlN in retarding the Ga and As diffusion into high-k was 
also observed. Besided, enhancement mode GaAs p-MOSFET using AlN surface 
passivation and HfO2/TaN gate stack was successfully demonstrated. In addition, the 
effect of PN (Plasma Nitridation) surface treatment of GaAs was studied. The 
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phenomenon of selective nitridation of Ga atoms on GaAs surface was revealed by 
XPS analysis. The nitridation process condition, which affected the thickness of the 
nitride layer, was critical in achieving well-behaved capacitor. By using optimized 
nitridation process, pinning-free interface between the GaAs and HfO2 was realized, 
resulting in excellent accumulation characteristics on both p- and n-GaAs MOS 
capacitors.  
 
5.1.2 GOI and SGOI fabrication 
      Integration of GOI (Germanium on Insulator) MOSFET with conventional Si 
MOSFET for SOC (System on Chip) technology requires realization of localized GOI 
structure on Si substrate.  Using Ge SPE (Solid Phase Epitaxy) lateral growth on pre-
patterned Si substrate, localized GOI was achieved. XRD (X-Ray Diffraction) and 
TEM (Transmission Electron Microscopy) analysis suggests that solid phase epitaxy 
was not initialized at 600oC, however at the increased temperature of 800oC, evidence 
of SPE was observed and under this condition localized GOI structure was 
successfully fabricated. The GOI has high single crystal quality and the same crystal 
direction as the Si substrate, confirmed by TEM and SAD (Selected Area Diffraction) 
pattern. 
      With the purpose of reducing process cost and dependence on expensive MBE 
(Molecular Beam Epitaxy) or UHVCVD (Ultra High Vacuum Chemical Vapor 
Deposition) system for epitaxial growth of SiGe, by using novel condensation of 
sputtered amorphous-SiGe on SOI substrate, high quality single crystal Si0.35Ge0.65OI 
was successfully fabricated. The calculation shows that little Ge was lost during the 
oxidation process. Raman analysis reveals that the SiGe involves 0.26% compressive 
overall strain. Anisotropy strain evaluated by HR-XRD (High Resolution X-Ray 
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Diffraction) techniques suggests the film involves 0.59% in-plane compressive stain 
and 0.45% out-plane tensile strain. The cyclic annealing between the temperature of 
760oC and 900oC proved to be effective in reducing the defects and greatly improving 
the quality of SGOI, without affecting the strain involved in the film. By this 
condensation method, SGOI wafer with thickness as thin as 20 nm was also presented.  
 
5.1.3 Schottky S/D transistor  
      Low resistance S/D (Source/Drain) with low formation temperature is desired for 
integration of SiGe and Ge MOSFET with high-k and metal gates, due to the 
following issues involved in the conventional doped S/D: low dopant solubility, 
insufficient dopant activation, dopant loss in Ge and Ge diffusion into the high-k at 
high temperature S/D activation. Hence, metallic Schottky S/D is proposed and by 
adopting this Schottky S/D technology, high mobility channel MOSFETs integrated 
with HfO2/TaN were demonstrated.  
High performance Ni-germanide Schottky S/D MOSFET made on Si0.05Ge0.95/Si 
substrate showed 85% mobility enhancement over the universal hole mobility. By 
using photoresist trimming process, transistor with 97nm gate length was also 
achieved with higher driverablity compared with conventional Si MOSFET.    
Finally Schottky S0.35G0.65OI transistor with HfO2/TaN gate stack using 
conventional self-aligned top gate structure was realized with extracted peak hole 
mobility comparable to conventional Ge MOSFET.  
 
5.2 Recommendations 
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      Although many exciting results have been published so far, many more issues 
should be better understood and further investigated for improvement and possible 
implementation of high mobility MOSFET in future. Several possible research 
directions in this area could be 
(1) Gate Stack Engineering 
      Gate Stack Engineering for Ge and GaAs includes an effective passivation method, 
an appropriate high-k gate dielectric and metal electrodes with desired work function.  
     Existing passivation methods motioned in this thesis should be further investigated 
and evaluated in terms of EOT (Equivalent Oxide Thickness) scaling and process 
optimization. However, it should be noted that theses passivation approaches could be 
far from perfection and should not dampen the efforts of exploring other new and 
innovative methods, which could finally be implemented into production.  
Although there is a consensus in the academy and semiconductor industry that Hf 
based high-k gate dielectric is the most promising high-k candidate for Si based 
MOSFET (In fact, Intel will implement Hf-based high-k gate dielectric into its 45 nm 
technology node processors, which are scheduled for production by the end of 2007 
[1]), with the introduction of new substrates such as Ge and GaAs, the selection 
process of a suitable high-k with appropriate deposition method is by no means easy.  
Fortunately, the efforts on this area are being made, although it is still in its incipient 
stage. Many theoretical calculations and experimental results of band offset for 
various oxides on Ge and GaAs could provide some basic and preliminary guidelines 
[2-6]. Various high-k materials have also been experimentally investigated on these 
substrates [7-12]. More intensive research work is needed before an optimal high-k 
dielectric can be identified. Finally, metal gates that can achieve suitable Vth on Ge 
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and Ga MOSFET will be needed, there are few reports on this area possibly because 
at the current stage, passivation and high-k technology are more urgent.    
(2) Novel Device Structure  
      For Ge MOSFET, Schottky S/D could be an alternative solution to doped S/D 
technology. Although high performance Ge p-MOSFETs with Schottky S/D are 
demonstrated, performance of Ge n-MOSFET with Schottky S/D is still quite 
disappointing, which requires future intensive  research.  
      For better control of the short channel effects on highly scaled MOSFET, GOI and 
GaAs on insulator may be finally needed, the fabrication of the substrate itself 
requires fresh ideas and creativity. Devices with double gate or multigate structures 
on Ge and GaAs are also possible solutions. 
(2) Hetero-Substrate Integration 
       Although high performance Ge p-MOSFETs was demonstrated by several groups 
[9, 13], the performance of Ge n-MOSFET is rather disappointing [14, 15], hence 
combination of high performance p-MOSFET on Ge substrate and high performance 
n-MOSFET on GaAs substrate would be a possible strategy for 22 nm node CMOS 
and beyond. This hetero-channel CMOS technology can be possibly implemented by 
selective epitaxial grow of thin film GaAs on Ge [16, 17]. Process integration for this 
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